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Abstract
The properties of switching techniques suitable for use in broadband networks have been 
investigated. Methods for evaluating the performance of such switches have been 
reviewed. A notation has been introduced to describe a class of binary self-routing 
networks. Hence a technique has been developed for determining the nature o f the 
equivalence between two networks drawn from this class. The necessary and sufficient 
condition for two packets not to collide in a binary self-routing network has been 
obtained. This has been used to prove the non-blocking property of the Batcher-banyan 
switch. A condition for a three-stage network with channel grouping and link speed-up to 
be nonblocking has been obtained, of which previous conditions are special cases.
A  new three-stage switch architecture has been proposed, based upon a novel cell-level 
algorithm for path allocation in the intermediate stage of the switch. The algorithm is 
suited to hardware implementation using parallelism to achieve a very short execution 
time. An array of processors is required to implement the algorithm The processor has 
been shown to be of simple design. It must be initialised with a count representing the 
number of cells requesting a given output module. A fast method has been described for 
performing the request counting using a non-blocking binary self-routing network. 
Hardware is also required to forward routing tags from the processors to the appropriate 
data cells, when they have been allocated a path through the intermediate stage. A method 
o f distributing these routing tags by means of a non-blocking copy network has been 
presented.
The performance of the new path allocation algorithm has been determined by simulation. 
The rate of cell loss can increase substantially in a three-stage switch when the output 
modules are non-uniformly loaded. It has been shown that the appropriate use of channel 
grouping in the intermediate stage of the switch can reduce the effect of non-uniform 
loading on performance.
1. SWITCHING IN BROADBAND ISDN.
1.1 Introduction.
Recent advances in fibre optic communications make a broadband public 
network, which will replace or augment the existing public switched telephone 
network, a practical goal. The deployment of narrowband ISDN (Integrated 
Services Digital Network) is a step towards achieving this goal, allowing as it does 
the integration of voice and data signals [1],
The evolution to a broadband network will be accompanied by the 
introduction of new services, which may include digital HDTV (high definition 
television), video conferencing of high quality, multimedia communications, and 
distributed computing [2], The precise mix of services which will be provided is 
still uncertain.
It follows that a key requirement of broadband ISDN is that it must support 
the flexible provision of services. This means, in particular, that access must be 
supported at multiple bit rates. An obvious method of providing a choice of bit rate 
is to employ packet switching, whereby the principle of demand multiplexing 
allows variable rate access. However, existing packet switching techniques are 
unsuitable for broadband networks.
The alternative approach is to use multi-rate circuit switching. This has the 
advantage that the quality of service can be more readily assured, since the 
bandwidth available to a connection is fixed, and is not subject to statistical 
fluctuations.
The respective merits of two approaches to broadband communications have 
been studied by the CCITT. These were STM (synchronous transfer mode, which 
corresponds to multi-rate circuit switching, and ATM (asynchronous transfer 
mode, which is equivalent to fast packet switching). ATM was chosen as the 
method for the transport of data in broadband ISDN [3,4]. The key features of 
ATM are:
• demand multiplexing. Data is transmitted in the form of fixed-length 
packets called cells. Each cell is 53 octets (i.e., 424 bits) long. Cells queue to gain 
access to network resources.
• high bit rate. Cells are transmitted at a bit rate of 155.52 Mb/s. Each cell 
occupies a time slot of approx. 2.5 us duration.
• connection-oriented operation. Routing is based on a virtual channel 
identifier (VCI) or virtual path identifier (VPI). When the connection is 
established, a virtual channel must be set up through the network from source to
1
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destination, and a unique virtual channel identifier must be associated with that 
virtual channel on every link traversed by the data. Alternatively, the connection 
can be routed through a pre-allocated bundle of virtual channels known as a virtual 
path.
The 53 octet cell contains 48 octets of data and a 5 octet header. The 
structure of the cell header is shown in Fig. 1.1. It contains the virtual path 
identifier and virtual channel identifier, a cell loss priority (CLP) bit and error 
control bits. Also included in the header are bits for generic flow control (which 
are included only at the user-network interface) and a two-bit payload type field. A 
review of the CCITT recommendations as of August 1991 was given in [5].
bit 7 6 5 4 3 2 1 0
octet 0 GFC/VPI VPI
octet 1 VPI VCI
octet 2 VCI VCI
octet 3 VCI PT Reserved CLP
octet 4 HEC
GFC: Generic flow control 
VPI: Virtual path identifier 
VCI: Virtual channel identifier 
PT: Payload type 
HEC: Header error control 
CLP: Cell loss priority
Fig. 1.1: The ATM cell header.
The combination of high bit rates and demand multiplexing means that special 
techniques are required in the design of ATM switches. Some connections may 
require a cell loss probability below 10'^  [6]. This will require stringent control 
of cell loss within the switch.
1.2 Objectives.
The objectives of this research are as follows:
• to review techniques for broadband switching;
• to investigate the topologies of binary self-routing networks;
2
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• to determine conditions for the avoidance of blocking in three-stage and 
multi-stage networks;
• to evaluate numerical and analytical techniques for predicting the 
performance of ATM switches;
• to design an ATM switch of high throughput, and low loss, capable of 
expansion to several thousand inputs and outputs.
1.3 Summary.
Chapter Two contains a survey of switch designs which have been proposed 
for broadband switching. These designs are classified according to the basic 
principles of their operation, such as the use of multi-stage networks, or the use of 
broadcasts on a shared medium. These switch designs are critically compared, and 
recommendations are made concerning their suitability for use in ATM networks. 
A notation is introduced in Chapter Two for the compact description of binary 
self-routing networks. This facilitates the comparison of various designs of binary 
self-routing network, for which purpose the notation will be used in Chapter Four.
Chapter Three contains a description of techniques from discrete-time 
queuing theory and the theory of Markov chains which have been applied to model 
ATM switches. Methods for the analysis of multi-stage switches, input-buffered 
switches and output-buffered switches are discussed. Methods are also considered 
which allow variants on these switch types, such as shared-buffer switches, and 
switches with both input and output buffers, to be analysed. Models of source 
traffic used include homogeneous (Bernoulli) traffic, and bursty traffic. Bursty 
traffic is modelled by geometrically distributed burst and silence lengths at the 
input side of the switch, and by Markov-modulated sources at the switch outputs. 
The issue of fairness of access to the output ports in Batcher-banyan switches is 
considered in some detail. Recommendations are made concerning mechanisms to 
ensure fair access, and simulation results are presented to evaluate the 
effectiveness of these mechanisms.
Chapter Four considers the topological equivalence between binary self­
routing networks. Three stronger types of equivalence are introduced, namely input 
equivalence, output equivalence, and exact equivalence. Attention is restricted to 
that class of binary self-routing networks where the interconnections between 
stages are drawn from a set termed the set of binary permutations. This restriction 
allows a powerful method to be developed for investigating the equivalence 
between two networks. The method is used to investigate routing strategics in 
binary self-routing networks, and is also applied to obtain the necessary and 
sufficient condition for two cells not to collide in a binary self-routing network. An 
elegant proof is given that the sorting operation in the Batcher-banyan switch is
3
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sufficient to ensure that the above condition is satisfied by the cells entering the 
banyan network- Previous authors have presented proofs that the Batcher-banyan 
switch is internally non-blocking, but they did not relate their proof to the 
necessary and sufficient condition for cells not to collide in the banyan network.
The condition for a three-stage switch to be non-blocking has been obtained in 
Chapter Four for the case where the inputs and outputs of the intermediate stage 
modules feature channel grouping and link speedup. Special cases of this condition 
are obtained which apply to multi-rate and single-rate circuit switching. Hence it is 
shown that a different non-blocking condition applies to a three-stage ATM switch 
where touting through the intermediate stage is performed at cell level, than to the 
corresponding switch with call-level routing.
A new design of three-stage A T M  switch is described in Chapter Five. The 
design supports the use of channel grouping in the intermediate stage. Routing 
through this stage is performed at cell level. The new design requires a lower 
operating speed for the circuitry which implements the cell level path allocation 
than would be the case for previously published algorithms. This benefit is 
obtained at the expense of an increase in the amount of hardware required. The key 
component of the switch is an array of processors which try to reserve a path 
through the intermediate stage of the switch for every incoming cell. The logic 
required to implement the processor is described, so as to demonstrate that the 
processors are of low complexity, and so can be operated at the required clock 
rate. Additional hardware is required to initialise the processor array at the start of 
each time slot, and to forward routing tags to the cells indicating the available path 
through the intermediate stage. This hardware makes extensive use of non-blocking 
banyan networks, so as to ensure high-speed operation.
The performance of the new switch is evaluated in Chapter Six. Simulation 
techniques are used to determine the cell loss probability, due to loss of contention 
for a path through the intermediate stage, for an output-buffered switch. The 
advantages of channel grouping are demonstrated by the results obtained. It is also 
shown that the switch is relatively insensitive to non-uniform loading of the 
outputs. The performance of the output stage of the switch is evaluated 
analytically, using one of the methods described in Chapter Three.
The results of the above research are summarised in Chapter Seven.
References
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2. BROADBAND SWITCH ARCHITECTURES.
2.1 Introduction.
A wide range of switch designs has been proposed for use in ATM networks 
[1-4]. Most broadband switches adopt one of a small number of basic techniques 
in order to achieve the high switching rates required whilst accommodating the 
unscheduled nature of cell arrivals. These basic techniques are investigated in 
detail below, and their strengths and weaknesses are assessed. Methods for 
evaluating the performance of ATM switches will be considered in Chapter Three.
The term ATM is of recent origin. Prior to its adoption, switches of the type 
appropriate for an ATM network were typically referred to as fast packet 
switches. Two of the earliest such switches proposed were the Starlite switch [5] 
and Turner’s Fast Packet Switch [6].
Both of these switch designs achieved high speed operation by employing 
self-routing networks of the type first proposed for use as interconnection networks 
in a parallel processing environment [7]. These interconnection networks include 
the Omega network [8], the indirect binary n-cube [9], the baseline network [10] 
and the SW-banyan [11]. The above networks have been shown to be topologically 
equivalent [10]. The self-routing property is achieved by employing digit- 
controlled switch elements, and so these switches are all examples of delta 
networks [12]. The Starlite switch in addition employs a sorting network, of the 
type first proposed by Batcher [13].
2.2 Delta networks.
The definition of delta networks given by Patel [12] was as follows:
A delta network is an an x bn switching network with n stages consisting of 
(for stage 1< i < n), an~‘ b‘~l crossbar modules. Each crossbar module has a 
inputs and b outputs and is digit-controlled, i.e. an input is connected to an output 
d (0< d<b) if a control digit (base b) supplied by the input is d. The module can 
arbitrate among conflicting requests for output d. The digit is chosen from the 
destination address of the input data. All inputs and outputs of the crossbar 
modules are connected. The link pattern between stages is such that a unique path 
of constant length exists between any source and any destination in the network.
From this definition, it can be seen that the class of banyan networks [11] has 
much in common with delta networks. In particular, an SW-banyan is an example 
of a delta network, if the 'cross-bars' of which it is composed are digit-controlled. 
Also, the interconnection networks mentioned above (such as the Omega network) 
are examples of delta networks where the crossbar modules are 2x2 switches.
6
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2.3 Self-routing networks based on 2x2 switches.
2.3.1 Principles of self-routing networks.
Many self-routing switches have been proposed by different authors, and a 
variety of notations, terminologies, etc., are in use to describe such switches. A 
consistent method for the description of these switches, which is similar to that 
adopted by Wu and Feng [10], is described in the following. This method will be 
used in Chapter Four to analyse the conditions under which blocking occurs in an 
arbitrary binary self-routing network.
Most self-routing networks considered for use in ATM may be represented as 
shown in Fig. 2.1. It can be seen that the switch has 2n inputs and 2n outputs, and 
comprises n stages of 2n~^ switch elements. These switch elements are bit- 
controlled as follows. The input cells are transmitted serially through the network,
with an «-bit destination tag (dn.jd n _ 2  djdg) as prefix; the switch elements
present in stage k of the switch route their input cells to the upper or lower output 
according to the value of one of the routing tag bits, which is typically dfc the cell 
is routed to the higher output if d  ^ = '1', and otherwise is routed to the lower 
output A difficulty arises when both cells present at the switch element inputs 
have the same value for i.e., when they are contending for the same output 
Methods of dealing with this contention shall be considered later.
If the link permutations (which are simply hard-wired re-arrangements of the 
order in which the outputs of one stage are connected to the inputs of the 
succeeding stage) are appropriately chosen, then a cell with a given destination tag 
will be routed to the same output port, irrespective of the input port at which it 
arrives, having passed through n switch elements, each of which routes it (Hi the 
basis of a single (unique) bit of its destination tag. It is because of this property 
that such networks are described as self-routing.
2.3.2 A notation to describe self-routing networks.
The link permutations are what distinguish among these self-routing switch 
designs. Thus, to uniquely describe a particular network of the type in Fig. 2.1 it is 
sufficient to define the n link permutations LPQ,...JLPn. A notation to describe the 
permutations of interest will be described below.
Two possible permutations of eight links are illustrated in Fig. 2.2. Hie 
simplest possible permutation is shown in Fig. 2.2(a), and is here called the 
straight-through (ST) permutation . In this permutation, input line 0 is linked to 
output line 0, input line 1 to output line 1, etc. In other words the ST permutation 
is a null permutation. Typically, at least one from the n-th link permutation (LP )^ 
and link permutation zero (LPq) will be an ST permutation. Another common
7
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permutation is the perfect shuffle [14] of Fig. 2.2(b). The outputs labelled 0,1,....,7 
are connected to inputs labelled 0,4,1,5,2,6,3,7 respectively. Thus, the upper four 
inputs and the lower four inputs have been interleaved at the outputs. This is 
termed a perfect shuffle by analogy with the permutation produced by cutting a 
deck of cards in the middle and interleaving each half.
A link permutation can be regarded in mathematical terms as a transformation 
from the set of input line numbers to the set of output line numbers. Evidently, the 
transformation must be bijective (one-to-one and onto) if an input line is not to be 
linked to two output lines or vice versa. Let the set In denote the set of integers
{0,1,2......,2n-l}. Then, in a permutation of 2n lines, the output port labelled Y is
connected to the input port labelled X if
r= x(x)
where t  :In-> In is a bijective transformatioa
One permutation (xa) can be immediately followed by another ( t 4), to 
produce a third permutation (xc), i.e., one where the output lines from the 
permutation defined by xa are connected as input lines to the link permutation 
defined by xt . The output port Y connected to input port* is then given by
Y = (x b oxa)Q0 A xb (xa (x)).
It follows that xc = xax[j by analogy with matrix multiplication.
An alternative representation of a link permutation involves the use of a 2n x 
2n matrix M, whose entries are defined by
1, if a link connects input i to output j  
ij 0, otherwise.
Since only one link can be connected to each input or output, it follows that
I  Af .> = 10Si<2"
and
X I-
osy<2*
Evidently, if one permutation (Mfl ) is followed by another (M^ ) to produce 
a third (Mc ), then
In order to identify the output link k to which input link i is connected via a 
link permutation represented by the matrix M, the following is calculated:
eout= e/
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where e,- is a row vector containing 2n entries defined by:
(«¡>/= fy
(where 5,y is the Kronecker delta function)
and where eout is a similar row vector defined by
(eout)j = 8jk.
The scalar value of j  can be recovered using
J = eout • v»
where v is a column vector with 2n entries defined by
Yk = k ,0< k<  2n.
The transformation notation shall be used henceforth because of its greater 
simplicity. However, it is apparent, from the analogy developed here, that the rules 
of matrix multiplication and inversion apply to operations involving consecutive or 
inverse link permutations. These rules shall be applied in Chapter Four to elucidate 
some of the properties of self-routing networks.
In general, a complete description of T would require an ordered listing of the
set of output link numbers, i.e. (t(0),t(1 ) ,......  x(2n-l)}. However, most of the
permutations of interest in self-routing networks can be described more compactly, 
if the values of X and Y are represented in binary notation. Suppose that 
X = bn_l2H~l +6)1_22"-2+...+A0 and r  = c)1_12' - 1 +cfl_22"“2+...+c0, whereT(X) = Y. 
The transformation x () will be referred to as a binary permutation if, for arbitrary 
X andr,
ct'(o =bi,Q£i<n
where
0<,x'(i)<n,
and where
t ,(i) = 'c,(j) <=>i = y.
In other words, i'() is a permutation of the integers from 0 to n - 1. A binary 
permutation is thus simply a re-ordering of bits. This means, in particular, that the 
number of binary l ’s in X and Y must be the same. An example of a binary link 
permutation is the perfect shuffle of eight lines depicted in Fig. 2.2(b). This can be 
defined b y :
9
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Fig. 2.1: A binary self-routing network.
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More compactly, this may be written as
x (b2 bjbo)=  bib(p 2 -
It shall be shown in section 2.3.4 that the link permutations used in many 
popular self-routing networks belong to the class of binary permutations. An 
example of a link permutation which falls outside this class is the crossover 
permutation [15].
inputs
7
6543
2
1O
(a)
Fig. 22: Some link permutations.
outputs
■ 7  
6■ 5 4 3■ 2  • 1O
The names chosen for the permutations of interest, and their definition using 
the notation introduced above, are as follows. It is assumed that the permutations 
are of 2n lines, so that n bits are required to identify a line.
2.3.3 Some link permutations.
2.3.3.1 The perfect shuffle.
The perfect shuffle of all 2n inputs is represented by the transformation PS„ , 
which corresponds to a cyclic shift left of the input port number, i.e.
pSn(bn-lbn-2 b0) = bn-2 6o V i .
Often, the perfect shuffle is performed on equal-sized subsets of inputs, e.g., 
separately on the upper and lower 2n~l lines. Thus, the PS^ transformation is 
defined by :
PSkibn-lbn-2 b0> = bn-lbn-2 bl^k -2 -b0bk-l.
This is a cyclic shift left performed on the least significant k bits of the input 
line number only. It is equivalent to grouping the inputs into 2n~k contiguous 
groups, and performing a full perfect shuffle on each group individually. The four
inputs 
7  
6 S  A- 3 
2 
1 O
outputs
7
654
3
2
1O
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possible perfect shuffles for sixteen lines are shown in Fig. 2.3. Evidently, the PS j 
transformation is equivalent to the ST transformation.
inputs
15 _
outputs inputs
„  15 1 5 _
outputs inputs
_  15 1 5 _
0
outputs inputs
__ 15 1 5 .
0 0 0 0
outputs
  15
PS PS
Fig. 23: The perfect shuffle.
2.3.3.2 The inverse perfect shuffle.
Another family of permutations is obtained from the inverse perfect shuffle, 
i.e. when the perfect shuffle is performed on the output lines to obtain the input 
lines, rather than vice versa. The IPS  ^transformation is defined as a cyclic shift 
right of the least significant k bits of the input port number, i.e.,
IPSk(bn-lbn-2 b0> = bn-lbn-2 blfiobk - l - bl.
A PSfc permutation followed by an IPS  ^ pennutation reduces to a ST 
permutation, hence the name inverse perfect shuffle. Example inverse perfect 
shuffles are shown in Fig. 2.4. Note that the IPS2 and PS2 transformations arc 
identical.
2.3.3.3 The swap permutation.
Another pennutation, which is here called the swap pennutation, is obtained 
by following an IPS^ permutation by a PS^.j pennutation. This gives the 
transformation S^ defined by
s k(bn-lbn-2 b0> = PSk-l(IPSk(bn-lbn-2 b6»
= pSk-l(bn-1bn- 2  blfiobk-l—bl)
= bn-lbn-2—bk b0bk-2 -bl bk-l.
1 2
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Using the shorthand notation introduced earlier, this result may be written as
S/c= IPSkPSk-l
The transformation is so called because the least significant bit (6q) and the k- 
th least significant bit (b^.j) exchange places. Evidently, the swap permutation is 
its own inverse, i.e. S^S^AT)) = X. The swap permutation is illustrated in Fig. 2.5.
inputs
15 _
ouputs inputs
_  15 1 5 _
outputs inputs
_  15 1 5 _
0 0
outputs inputs
_  15 1 5 .
0 0
output*
_  15
IPS IPS IPS IPS
Fig. 2.4: The inverse perfect shuffle.
inputs
15 _
ouputs inputs
_  15 15 _
outputs inputs
_  15 1 5 _
outputs xiputs
_  15 15 .
outpuM
_  15
0 0 0 0
Fig. 2.5: The swap permutation.
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2.3.3.3 The bit-reversal permutation.
The bit-reversal permutation is defined by
R k(bn-lbn-2 b0> = bn-lbn-2 blP(Plb2-bk-l.
In other words, it consists of a bit reversal on the k least significant bits of the 
link address. The bit-reversal permutation is illustrated in Fig. 2.6.
Inputs
15 _
outputs Inputs
_  15 15 _
outputs inputs
_1 5  1 5 _
0 0 0
o u  p u t s  Inputs
_  15 15.
0 0
outputs
_  15
Fig. 2.6: The bit-reversal permutation.
2.3.4 Network definitions.
2.3.4.1 Baseline network.
The baseline network [10] is of the form shown in Fig. 2.1, with 2n input and 
output lines, and with the link permutations defined by
LPn = LP0 = ST,
0<k<n, k integer.
A 16x16 baseline network is shown in Fig. 2.7.
2.3.4.2 Omega network.
The omega network [8] is of the form shown in Fig. 2.1, with 2n input and 
output lines, and with the link permutations defined by
LPq = ST,
LPfc -  PSn, 0<k< n, k integer.
A 16x16 omega network is shown in Fig. 28.
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Fig. 2.7: The baseline network.
Fig. 2.8: An omega network.
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2.3.4.3 Indirect binary n-cube.
Hie indirect binary n-cube [9] is a network of the form shown in Fig. 2.1, 
with 2n input and output lines, and with the link permutations defined by
LPn = ST,
LP0 =IPSn
LPjr = Sff.fr+j, 0<k<n, k integer.
A 16x16 indirect binary n-cube network is shown in Fig. 2.9.
n  x H H
t j f - r
n  x  rH H
— r
n  x H H
—
H r - r
1 —
n  x h h
Fig. 2.9: The indirect binary n-cube.
2.3.4.4 The GL-banyan.
Goke and Lipovski presented definitions of general banyan networks, and of 
specific banyan structures [11]. The focus here shall be on those banyan structures 
that can be represented by Fig. 2.1. In the terminology of Goke and Lipovski, the 
number of stages in this switch is referred to as the number of levels, i.e., an L- 
level banyan has L stages of switching. The number of inputs and outputs of each 
switch element is referred to as thsfanout{F) and the spread(S) respectively. If the 
values for fanout and spread are the same for each switch element, the resulting 
structure is referred to as a regular banyan. Thus, using this teiminology, Fig. 2.1
16
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depicts a regular («-level) banyan with S=F= 2. Goke and Lipovski described a 
recursive technique for synthesising a specific regular banyan called the SW 
banyan. Applying this technique in the special case where S=F=2, it is found that 
a 1-level SW banyan is equivalent to a 2x2 switch element, and that an L-level SW 
banyan may be synthesised by interconnecting two (L-l)-level banyans and 2^'l 
2x2 switch elements as shown in Fig. 2.10.
inputs
n-1 
2 -1
n-1
n
2 -1
outputs
n
2 - 2  n2 -1
\
Perfect Shuffle
Fig. 2.10: Recursive rule for banyans.
Fig. 2.10 is an interpretation of Fig. 8 of [11] for the special case where 2x2 
switches are used. The interconnection pattern used must be such that, if the upper 
input port of SE  ^is connected to output port j  of the upper (L-l)-level SW banyan, 
then the lower input port of SE  ^must be connected to output port j  of the lower 
(L-l)-level SW banyan. Thus, allowable link permutations include the PS^ and the 
S^. The PS^ transformation is implied by Fig. 8 of [11], which illustrates the 
recursive rule, but two other examples of SW banyans presented in that paper used 
the swap permutation. Accordingly, other authors, in reporting on the SW banyan, 
have implicitly accepted the swap permutation as the one to be used Accepting 
this convention, the resulting banyan shall be referred to as the GL-banyan. This is 
a network of the form shown in Fig. 2.1, with 2n input and output lines, and with 
the link permutations defined by
LPn = LP0 = ST,
LPk = ^«.¿+2» 0<k<n, k integer.
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A 16x16 GL-banyan network is shown in Fig. 2.11. It is evident that the GL- 
banyan is identical to the indirect binary n-cube, with the exception that the inverse 
perfect shuffle of the output port lines is not performed.
2.3.4.5 The P-banyan.
If, instead of using the swap permutation in recursively constructing die GL- 
banyan, the perfect shuffle had been used, the resulting banyan would be defined 
by
LPn = LP0 -  ST 
~ p^n-k+l 0<k<n, k integer.
This network is referred to as a P-banyan. A 16x16 example of such a 
network is shown in Fig. 2.12.
f?z>cf--A r~-iHH:
fp C fH P y 1 —
U —
jH H :m 3
T '  t U —f p c |
Fig. 2.11: The GL-banyan.
2.3.4.6 The S-banyan.
A certain amount of confusion exists in the literature regarding banyan 
networks, because of the generality of the definition of the banyan, as introduced 
by Goke and Lipovski [11]. Thus, all of the structures considered above can be 
regarded as banyan networks. An attempt has been made in this discussion to
18
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avoid confusion by always using the more specific title for a particular network 
(e.g. the baseline network) where it exists, and by inventing titles for networks 
without specific names (e.g., the GL-banyan, which would otherwise need to be 
described as 'a regular L-level banyan, with S=F=2, synthesized recursively using 
the swap permutation', in order to describe it completely). Unfortunately, the term 
■banyan’, without further qualification, is often used by the switching community to 
refer to the structure defined by :
LPn = PSn
LPq = ST 
LPk = Sfc+/, 0<k<n, k integer.
This is referred to as the S-banyan. A 16x16 S-banyan is shown in Fig. 2.13.
Fig. 2.12: The P-banyan.
2.3.5 Inverse networks.
The inverse of a permutation may be defined as that permutation which arises 
when the input and output lines are interchanged. It is apparent that a permutation, 
immediately followed by its inverse permutation, is equivalent to the straight- 
through permutation, i.e.,
19
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S T ^ r r 1 ,
or
r 1(x (x ))= x .
It has already been noted that the swap permutation is its own inverse, and 
that the IPS^ permutation is the inverse of PS .^
Fig. 2.13: The S-banyan.
The inverse network is obtained, assuming bi-directional switching elements, 
simply by applying the inputs at the right hand side of Fig. 2.1, and reading the 
outputs at the left hand side, i.e. by turning around' die network More formally,
the network defined by the transformations [LP'qJJ3'j , is said to be the
inverse network of that defined by [LPqJJ’j , if and only if
LP'O = [LPnY 1
LP’n = [LP0Yl
LP'lc = [LPn.k]-1, 0<k<n.
Thus it may be seen that the inverse of the S-banyan is the indirect binary n- 
cube. New networks can be obtained simply by inverting other networks using the 
above formula.
20
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2.3.6 Topological equivalence.
It would appear, at first sight, that a bewildering range of multi-stage 
interconnection networks is possible, each network with its own unique properties. 
In fact, it has been shown by Wu and Feng [10] that many of these networks arc 
topologically equivalent. Their method was to renumber the switches in each stage 
(so that each switch was given a logical number, in addition to its physical 
number, which represents its position in the stage), and the input and output lines, 
of a multi-stage interconnection network. The network was then shown to be 
equivalent to a baseline network by appropriate choice of the logical numbers. The 
choice of logical numbers was such that the logical numbers of the switch elements 
linked to any given switch element (say the switch in stage k with logical number j) 
were the same as the physical numbers of the switches, in a baseline network, 
linked to the switch element in stage k whose physical number is j. Thus, to prove 
topological equivalence using this method, it sufficed to discover a mapping rule 
which mapped the physical numbers of the switch elements in a network into 
appropriate logical numbers. Using this method, Wu and Feng have shown the 
following networks to be equivalent to the baseline network:
i) the Omega network;
ii) the GL-Banyan;
iii) the flip network in STARAN [16] - this is equivalent to an inverse Omega 
network although it is intended for use as a permutation network rather than a 
self-routing network;
iv) the modified data manipulator - this is equivalent to an S-Banyan, but with 
the LPq permutation modified to be straight-through (the original data manipulator 
of [17] used 3x3 switch elements and thus cannot be represented by Fig. 2.1);
v) the inverse baseline network - Wu and Feng referred to this as the reverse 
baseline network
It is readily apparent that the S-Banyan must also be equivalent to the above 
networks, since it differs from the modified data manipulator only in the ordering 
of the inputs to the first stage. Although all of these networks are topologically 
equivalent, the conditions which give rise to blocking in these networks may not be 
the same. This issue is considered further in Chapter Four, where the blocking 
properties of binary self-routing networks are discussed.
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2.4 Sorting networks.
2.4.1 Principles of sorting networks.
The switch elements in Fig. 2.1 are assumed to be bit-controlled switches, 
and, with appropriate choices of link permutations, the network is a self-routing 
network. A total of n stages of switching is required to switch 2n inputs to any 
one of 2n outputs. If instead, the switch elements are replaced by sorting elements, 
then, with suitable selection of link permutations, a sorting network can be 
constructed. However, more than n sorting stages are required to sort 2n items of 
data. For example, three sort stages are required for a four-input sorter. A sort 
dement is a two-input, two-output device which compares the serial data arriving 
on the two inputs, and routes the data of higher value to the upper (lower) output 
Thus the order in which the data appears at the outputs of the sorting network is a 
sorted list i.e. the data of highest value appears at the highest (lowest) numbered 
output port and that of lowest value appears at the lowest (highest) numbered 
port
When a sorting network is used in switching applications, the data is prefixed 
by a routing tag. Consequently, the data at the outputs is sorted by destination It is 
apparent that where the set of destinations requested includes each possible 
destination (without repetitions) then the output ports of the sorter at which the 
data appears will correspond to the port identified by its routing tag. The sorting 
network thus performs the routing function, for this special set of input data. Two 
mechanisms prevent this pattern of output destination requests appearing at the 
inputs to an ATM switch. Firstly, not all input ports may have active cells present 
If the number of output ports matches that of input ports, this precludes the 
possibility of all output ports being requested by the incoming data. Secondly, 
some destinations may be requested by more than one input due to the 
unscheduled nature of arrivals in ATM. Thus additional hardware is required if a 
sorting network is to be used to implement the routing function
2.4.2 The Batcher sorter.
A variety of algorithms is available for performing sorts [18]. The most 
popular of those which lend themselves to distributed decision-making by a 
network of sorting elements is that proposed by Batcher [13]. The chief reason for 
the popularity of Batcher's design is its regular structure, which lends itself to 
integration using VLSI, and to expansion.
A Batcher sorting network is constructed by the appropriate interconnection 
of bitonic sorters. A bitonic sorter is a network which sorts a bitonic sequence (the 
juxtaposition of two monotonic sequences, one ascending and the other descending)
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into a monotonic sequence. The procedure to sort 2n items of data using bitonic 
sorters is described below.
The 2n inputs are applied to 2n~^  2-input bitonic sorters (i.e. 2-input sort 
elements). This generates 2n'* 2-entry monotonic lists. Two such lists can then be 
juxtaposed to form a four-entry bitonic list. This list is merged by a four-input 
bitonic sorter into a monotonic list. This procedure is repeated to produce merged
lists of 8,16..... ,2n entries. A block diagram of such a sorter is shown in Fig. 2.14.
The arrows show the outputs to which the highest-valued data items are sorted.
The problem of designing a sorting network thus reduces to the problem of 
designing a bitonic sorter. Batcher demonstrated that a 2/i-item bitonic sorter could 
be constructed recursively from n sort elements and two «-item bitonic sorters 
using the method of Fig. 2.15. Since a two-input bi tonic sorter can be implemented 
using a single sort element, it is apparent that k stages of sort elements are required 
to sort a bitonic list of length 2^. It can also be seen that the interconnection 
pattern Oink permutation) between stages k and k- 1 is an followed by a
PS^ permutation, i.e. an S^+i permutation. Thus, a bitonic sorter with 2n inputs 
can be represented by Fig. 2.1, if the switch elements are replaced by sort 
elements, where:
LPn = PSn ,
L P q  = ST ,
LPk = S/c+], 0<k<n.
This set of link permutations defines the S-banyan. It may be concluded that 
the structures of the bitonic sorter and the S-banyan are identical, apart from the 
function of the 2 x 2 elements used. This has important implications for the 
blocking properties of the S-banyan.
A bitonic sorter with 2n inputs requires n stages of sort elements. Also, from 
Fig. 2.14, it can be seen that to construct a sorting network for 2n numbers from 
bitonic sorters requires one 2n input bitonic sorter, two 2n'^  input, four 2'1*2
input  and 2n~1 two input bitonic sorters. Thus the total number of stages
required is:
X ' = -^«(n+l).i 2
Each stage contains 2n sort elements. For example, the sixteen-input 
Batcher sorter of Fig. 2.16 requires 80 sort elements.
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stage 0 stage 1 stage n-2 stage n-1
S \  f  \
' n-1 n
2 input 4-input 2 input 2 input
Fig. 2.14: Constructing a sorter from bitonic sorters.
2.5 Switch architectures based on the banyan network.
2.5.1 Banyan switches.
Fast packet switch architectures were first proposed in the early 'eighties [19- 
21]. Turner and Wyatt [21] proposed such an architecture for use in ISDN. A key 
feature of the architecture was the use of a self-routing switch. Self-routing 
switches (such as the buffered delta network of Dias and Jump [22]) had 
previously been developed for use as multistage interconnection networks in 
advanced computers, and it was suggested that a switch of this type could be 
employed. Turner extended these ideas into a proposal for an integrated services 
packet network [6] which used the banyan network as switch fabric. Turner, citing 
[23], pointed out that a number of designs for what he termed binary routing 
networks was possible. His illustrations of the switch fabric showed a baseline
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network. The switch elements in this switch fabric are single-buffered, and a back­
pressure mechanism is used to prevent a packet arriving at a switch element when 
the buffer is full. This routing network is preceded, in order to minimise 
congestion, by a distribution network of identical structure, wherein each switch 
element routes packets alternately out of its two output ports, or from the first 
available port if both ports are not available. Turner suggested the use of 4x4 
switch elements, in place of 2x2 elements, to reduce the number of stages in the 
switch fabric.
Fig. 2.15: Recursive rule for bitonic sorters.
Turner incorporated a broadcasting facility into his switch [24]. Other 
modifications included the use of double-buffered rather than single-buffered 
switch elements, and the use of eight bit wide data paths between switch elements. 
Another feature was the use of link groups', where any one of a set (group) of 
output lines could be used to route a packet to a given destination. This feature is 
also termed 'trunk grouping', 'channel grouping' and 'dilation' in the literature.
Both switch fabrics proposed by Turner feature an 8:1 increase in bandwidth 
on the links internal to the switch, compared to the input and output link 
bandwidths. This is achieved by speedup (i.e. a higher bit rate) in the first design,
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and by parallelism in the second. Thus the load placed upon the switch is low, 
never exceeding 12.5%. This restriction on the offered load is necessary because 
the banyan is a highly blocking network. Hence internal contention (contention for 
use of links interconnecting stages internal to the banyan) occurs with high 
probability, even for relatively light loads.
Fig. 2.16: A Batcher sorter.
The high bit rate of ATM means that link speedup cannot be used in a banyan 
network intended for use as an ATM switch. The alternative of using parallelism 
and/or a dilated network is not viable, because of the difficulties this creates with 
switch layout, given the limited pinouts of integrated circuits. This makes banyan 
networks suitable for the design of only small ATM switches. Most banyan-based 
ATM switches extend the basic banyan topology in such a way as to increase the 
number of routes available from source to destination through the switch. The two 
basic strategies employed are to provide multiple paths through the banyan 
network by an appropriate modification of its topology, or to provide multiple 
banyans between the input and output sides of the switch, together with a means 
for distributing incoming cells among the banyans.
2.5.2 Switches with multiple paths.
A number of strategies has been proposed for increasing the throughput of 
banyan-based switch fabrics. Most of these are based on the principle of increasing 
the number of paths by which a packet may be routed from source to destination
Perhaps the most obvious method of increasing the number of paths is to 
incorporate a distribution network, of the type suggested in [6], which routes 
packets from a given input port to an arbitrary input line of the banyan. This 
creates problems with the preservation of cell sequence on a virtual circuit Anido
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and Seeto [25] considered a distribution network where the routing through the 
distribution network is not random - packets from the same virtual circuit are 
routed to the same output of the distribution network This guarantees the 
preservation of cell sequence. They considered a number of possible algorithms for 
path selection at call set-up time.
A banyan using what were called feedback loops was described by Uematsu 
and Watanabe [26]. Essentially a banyan of double the size normally required is 
used, as shown in Fig. 2.17. Half of the available inputs are connected to half of 
the available outputs to form the feedback loops. Thus additional paths from an 
input to a given output are available, since if the direct path (called the banyan 
route) is blocked, a path via a feedback loop ( a feedback route) may be taken. 
This necessitates the cell traversing the banyan twice, and so the delay on a 
feedback route is longer than on a banyan route. Hence, in order to preserve cell 
sequence, it is necessary to ensure that cells from the same virtual circuit take the 
same route through the banyan. This implies that a path selection algorithm must 
be employed, as with the switch of Anido and Seeto [25]. The algorithm proposed 
attempts to limit the flow of traffic on any link on a banyan route to a given leveL 
If the use of a proposed banyan route would cause this limit to be exceeded, a 
feedback route must be selected instead. The algorithm attempts to select the 
feedback route which minimises the flow on each link, but is suboptimal. Uematsu 
and Watanabe pointed out the similarity between their network and the Benes 
network, which suggests that the network is re-arrangeable, and should provide 
high throughput, given a sufficiently sophisticated control algorithm. An obvious 
problem with implementation of the switch is the speed of execution of the 
algorithm. It is intended for use as a digital cross-connect system for virtual paths 
(pre-allocated bundles of virtual circuits [27] ) and thus the pattern of 
interconnection requests will change more slowly than if individual virtual circuits 
were being switched
The use of call-level routing, as described above, should be avoided where 
possible in an ATM switch, as opposed to a cross-connect system, since it 
increases the computational overhead of call admission control procedures. An 
algorithm of the type proposed above, which considers the traffic on links between 
every stage of the switch, would impose a particularly high overhead. The use of 
cell-level routing, whereby routing is performed independently for each cell, is to 
be preferred, when it is practicable. Switches based on the banyan network, but 
featuring multiple paths and cell-level routing, are described below.
The load-sharing banyan was proposed by Lea [28]. He pointed out that the 
nodes in a given stage of a banyan can be divided into groups, where all the nodes 
in a group have the same routing capability. Thus, if packets are transferred from
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one node in a group to another, they will still be routed correctly. Pairs of nodes in 
the same group share their input traffic in die load-sharing banyan. The pairing is 
chosen in such a way as to maximise the number of alternative routes available. 
Each node has four inputs and two outputs. If the output link requested of one 
node is busy, the data can be routed through die other node in the pair. A topology 
transformation is used to ensure that paired nodes are physically adjacent, so as to 
simplify the implementation Hie load-sharing banyan thus provides an additional 
path for every cell between stages, reducing the probability of blocking. Lea 
showed that the throughput of an unbuffered load-sharing banyan was about 50% 
for a uniform load.
k
2
Fig. 2.17: A banyan with feedback loops.
A development of the load-sharing banyan is the load-sharing switch of Kim 
and Leon-Garcia [29,30]. This is a conventional S-banyan, but with distributor 
stages interspersed between switching stages. The function of the distributor stage 
is to distribute the cells arriving to a given group evenly among all the switch 
elements in the group. The distributor has die topology of the indirect binary n- 
cube [9] which was referred to as the reverse banyan by Kim and Leon-Garcia. A 
set of running sum adders at the inputs to the distributor generate the distributor 
output address to which each cell is to be routed. This ensures that the number of
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cells in each output buffer of the distributor differs at most by one from output to 
output (hence the name). Kim's switch thus provides a multiplicity of paths to its 
destination to each cell. The number of paths available to a cell at the output side 
of a stage is obviously dependent on the number of remaining stages. This switch 
offers a further increase in throughput, compared with the load-sharing banyan, at 
the expense of a considerable increase in switch complexity. The throughput was 
shown to approach 100% as the amount of buffer space increased. The maximum 
size of switch which can be constructed will be limited by the operating speed 
required of the running sum adder networks.
Another strategy for providing multiple paths is the rerouting banyan network 
of Urushidani et al. [31]. This switch, with 2n inputs, contains m stages, with 
m>n. The switch elements in the extra stages (i.e., in stages zero through m-n-1) 
contain two additional input and output links called bypass links, which forward 
cells direcdy to the corresponding switch element in the next stage. The switch is 
defined by the following link permutations:
LP0=LPm=ST
LPk=Sn-(m-k-l)mod(n-l), 0<k<m.
Thus the pattern of interconnections repeats itself every n-1 stages. The 
operation of the rerouting banyan is based on the assertion of Urushidani et al. that 
any consecutive n stages of their network are equivalent to a banyan. If a cell's 
routing is disturbed by contention with other cells, and hence the cell is deflected 
from its correct path, its routing can restart from the next stage. If a cell has been 
successfully routed through n consecutive stages (and thus has reached its 
destination position), it is routed to the appropriate output line via the bypass links. 
A parameter called the remaining judgment time (initially set to h) is used to 
determine the number of stages through which the cell must be routed before 
reaching its destination Urushidani et al. also described a so-called short-cut 
routing algorithm which can be applied if the switch elements of all stages in the 
switch feature bypass links. In this algorithm, the initial value of remaining 
judgment time is set to n-h, not n, where /j is the number of contiguous bits which 
match in the source and destination addresses, starting with the least significant 
bit. This value is chosen because, after n-h stages, the cell is at the correct 
destination position, and may then be routed via the bypass links. This further 
increases the usage of bypass links and reduces the probability of blocking on 
conventional links.
The routing strategy used in the rerouting banyan is as follows. Suppose the 
remaining judgment time for a given cell is k. If k exceeds zero, routing is based on 
bit rt-l-(m-j-l) mod (/¡-l) of the destination address, where s is the stage number.
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However, if k equals zero, routing is performed on the basis of the value of the 
least significant bit of the destination address. Thus the routing algorithm of the 
switch is comparatively complex.
Hie throughput of the switch can approach 100%, if the number of switch 
stages is sufficiently large. Urushidani et al. showed that, assuming  infinite buffers 
in each switch dement, a switch with 64 inputs and 34 stages had a cell loss 
probability below 10”^  for a uniform load of 90%. Hie number of stages required 
to achieve this performance fell to 25 when the short-cut routing algorithm was 
used. However, the rate of cell loss increased considerably when finite buffers 
were used. Nevertheless, this appears to be a promising technique for ATM 
switching. The size of switch which may be implemented will, however, be limited 
by the complexity of the interconnection pattern between stages. Also, preservation 
of cell sequence cannot be guaranteed.
The folded shuffle switch described by Campoli and Pattavina [32] has 
similar properties. This switch has only n-1 stages, but the outputs of the last stage 
are connected to the inputs of the first stage, so that, as with the rerouting banyan, 
the pattern of interconnections repeats itself every n-1 stages. The interconnection 
pattern between stages is the perfect shuffle, so that the folded shuffle switch can 
be regarded as an Omega switch, where the first and last stages are coinddenL An 
advantage of the folded shuffle over the rerouting banyan is that all stages are 
identical, so that cells may be introduced to the switch at any switch dement, and 
not just at the switch dements in the input stage. Each switch dement has three 
inputs and three outputs. The additional input is used to accept cells from an input 
port, which can deliver cells to any switch element on a given row of the switch. 
Hie additional output goes to the output port controller, which can accept cells 
from any switch element in a row. Thus, once a cell has been routed to the correct 
row of the switch, it can be sent directly to the appropriate output port, without 
having to pass through bypass links, as is the case with the rerouting banyan. A 
handshaking mechanism is used to ensure that cells are only forwarded when the 
receiving switch element has buffer space available.
The routing strategy used resembles the short-cut algorithm of [31]. However, 
the calculation of the remaining judgment time, and the order in which destination 
address bits are examined differ, because different link permutations are used 
between stages. In the rerouting banyan, the routing tag bit to be inspected by a 
switch element in a given stage depends only on the number of the stage, and is 
independent of the remaining judgment time (provided that the latter is non-zero), 
whereas, in the folded shuffle switch, the bit inspected is independent of the stage 
number (since all stages are identical) and depends only on the remaining judgment 
time. The complexity of the routing algorithm of the rerouting banyan in the case
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when the remaining judgment time is zero is avoided, since the folded shuffle 
contains 2n switch elements per stage, for a switch with 2n inputs. Hence, when a 
cell has been routed to a switch element in the correct row of the switch, it has 
reached its destination, each switch element being associated with only one output 
port, whereas, in the rerouting banyan, the least significant bit of the destination 
address must then be inspected, to see which of two bypass links should receive the 
cell. A variant of this switch design was described in [33].
The folded shuffle switch has higher throughput than the rerouting banyan, 
for a given number of stages, because cells can be submitted to switch elements at 
any stage of the network. However, the switch elements are more complex than in 
the latter switch, and twice as many are required per stage. Hence, the 
performances of the two switches seem broadly comparable, for a given hardware 
complexity. The folded shuffle switch requires complex wiring, since each switch 
element must be connected to an input port and output port, in addition to four 
other switch elements. This complexity may make large switches impractical.
Tobagi [34] described a switch based upon multiple banyans in tandem. 
When a conflict occurs, the cell losing contention is marked as such, and is routed 
via the 'wrong' link of the switch element, i.e., the switch uses deflection routing. It 
subsequently will lose contention in later stages, since it has been marked as a 
contention loser. At the output, the contention winners are stored in output buffers, 
and losers are submitted to another banyan. This process is repeated for K banyans 
in tandem. Since the load on each successive banyan is reduced, a sufficiently large 
value of K can ensure low cell loss probability.
It is apparent that, although the tandem banyan switch resembles the rerouting 
banyan, a larger number of stages will be required to obtain a given level of 
performance, since deflected cells cannot be rerouted until they reach the next 
banyan in tandem. The results presented in [34] indicate that a 64-input switch 
requires 48 stages to achieve a cell loss probability below 10"6, for a uniform 
100% load. This is considerably in excess of the corresponding figure for the 
rerouting banyan.
2.5.3 Switches with multiple banyans.
Other authors have sought to improve upon the performance of the banyan by 
using multiple banyan networks in parallel. Bemabei et al. described a family of 
networks they called the parallel delta networks [35]. These networks consist of L 
delta networks (i.e. banyans) of size N x N preceded by an additional stage of 
switching. The overall switch size is N x N, because of the use of N 1\L expanders 
and N L\1 concentrators. The authors showed that the resulting network is re- 
arrangeable (for 2 x 2  switch elements) if L > $ s'2^  (where S is the number of
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stages in the delta network, i.e. S=log2 V^) and presented a suggested routing 
algorithm.
The same research team extended this concept by allowing the delta networks 
to be preceded by r > 1 additional stages of switching, which they called 
distribution stages [36,37], to produce the generalised parallel delta network 
(GPDN) of Fig. 2.18. The parallel delta network is thus the GPDN in the special 
case where r = 1. The condition for rearrangeability with this new network is that 
the number of delta networks be L s  This result is consistent with that
for parallel delta networks, if r = 1. The extension of this approach to multicasting 
was considered in [38].
Similar research has been carried out by Lea [39]. He considered the Vertical 
stacking1 of self-routing networks, and so his network is identical to a parallel delta 
network, but for the absence of a distribution stage. In fact, his network is 
equivalent to a GPDN with r =0. He shows that the condition for rearrangeability 
is L 2 2Li/2-l, i.e. L £ 2^ (S-1)/2\  This result matches that of [36] with r=0. Lea also 
presented a routing algorithm for his network and additionally showed that the 
condition for a non-blocking network i s :
2//2 —1, S even.
L2>V2.2'/2—1, 5 odd.
r r
2N x 2 N tO
Fig. 2.18: The generalised parallel delta network.
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Thus, for example, for a 256 x 256 switch, 23 delta networks are required to 
create a non-blocking switch, but only 16 delta networks are required for a re- 
arrangeable switch. Lea compared the method of vertical stacking to the method of 
horizontal decomposition in [40]. Horizontal decomposition is a technique for 
recursively constructing a rearrangeably nonblocking switch. The resulting 
network has the same number of switch elements per stage as a banyan, but a 
larger number of stages. Such networks have similarities to networks consisting of 
the cascade of banyan networks, e.g. that of [25]. Lea claimed that a new network 
combining vertical stacking and horizontal decomposition in one structure, and 
described in [40], allows a compromise to be made among conflicting design 
requirements, such as number of switch elements, fault tolerance and frequency of 
rearrangements.
Rearrangeable networks of the type described above cannot be used in 
conjunction with cell-level routing for obvious reasons. Lea's switch, even when 
dimensioned to be non-blocking, cannot be used with cell-level routing, because die 
delta networks are blocking networks. The non-blocking condition means that a 
free path can always be found from an idle input of the switch to an idle output 
However, a control algorithm is still required to determine which of die possible 
paths available to a cell is a free path.
An alternative to routing multiple cells simultaneously to parallel banyans, 
which requires a control algorithm to determine which cells are routed to a given 
banyan, is to have a number of switch planes, and to attempt to route cells via each 
plane consecutively. This results in suboptimal routing, but requires no complex 
control hardware. Such a strategy was considered by Sarkies [41], who employed 
a bypass queue, as previously considered by Newman [42] and Bubenik and 
Turner [43]. This is a queue wherein, if the cell at the head of the queue is blocked 
from reaching its destination, other cells in the queue are offered to the switch. The 
use of multiple switch planes and bypass queuing can result in cells belonging to a 
given virtual circuit arriving out of sequence. Sarkies' solution was to ensure that 
each switch plane could attempt to route only one cell to a given output in a given 
time slot Thus, if one cell belonging to a virtual circuit is rejected by the switch 
plane, then no further cells from that virtual circuit can be routed through the 
switch plane in that time slot (thereby arriving out of sequence).
The switch planes must be able to return a status signal indicating success or 
failure in delivering a cell to the output This can be implemented in a similar way 
to the back-pressurc mechanism used in Turner’s switch [6]. Each switch plane 
accepts cells at its inputs during a certain period within a time slot (called a packet 
slot by Sarkie) referred to as an offer slot sufficiently long for the status signal to 
return from the switch plane outputs. The packet slots for different planes are
33
Chapter Two: Broadband Switch Architecture!
staggered in time, so that switch planes accept cells at different times. Each switch 
plane may have more than one offer slot, so that bypass queuing may be 
attempted. Cells which are rejected by a given switch plane are passed to the next 
in line. Cells rejected by the last switch plane are offered to the first switch plane 
in the next packet slot, ahead of new cells from the input buffer. The switch plane 
ordering is different from the viewpoint of each input port, so that traffic may be 
evenly distributed among die switch planes. The simulation results presented by 
Sarkies indicate that the throughput remains below 70%, even with a large number 
of switch planes, with a uniform 100% load.
2.5.4 Concluding remarks concerning banyan-based switches.
Banyan networks were among the first networks proposed for use as fast 
packet switches. The basic banyan switch is unsuitable for use in ATM because of 
its single-path routing feature, which results in a high probability of internal 
contention, and low throughput, even with a uniform load. Many of the switch 
designs described above introduce multiple paths from source to destination, but 
use call-level routing, which is likely to result in relatively low utilisation of link 
bandwidth. Two promising switch designs are die rerouting banyan [31], and die 
banyan with interstage distributors [29]. These switches offer throughputs dose to 
100%, with cell-level routing, and hence, should feature a low probability of cell 
loss.
2.6 Switch architectures based on sort-banyan networks.
2.6.1 The Starlite switch.
The banyan network is a blocking network However, blocking need not occur 
if die destinations of the input packets conform to a certain pattern. This is the 
principle of the Starlite switch [S] of Huang and Knauer. They stated that blocking 
will not occur in an omega network [8] if the inputs to the network are sorted in 
ascending order of destination address, and if there are no repeated addresses. No 
proof of this assertion was provided, but proofs have been published subsequently 
by Lee [44] and Narasimha [45] for the S-banyan (described simply as the 
'banyan' by both Lee and Narasimha). A new proof is provided in Chapter Four.
A difficulty arises when not all of the input ports have valid data present, i.e., 
if not all the inputs are active. This will typically be the case for packet switching 
networks. The switch elements must be capable of distinguishing between active 
and inactive inputs, so that the (spurious) destination addresses of inactive inputs 
may be ignored. This is achieved by inserting an 'activity bit' in the destination 
address of each packet This modification ensures that active inputs cannot be 
blocked by inactive packets.
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Fig. 2.19: The Starlite switch.
The asynchronous nature of arrivals to a packet switch means that two or 
more packets may arrive simultaneously intended for the same destination. The 
resulting contention for the same output port is inevitable in a packet switching 
system. Contention can also occur internally in the switch, if it is a blocking 
switch. The class of banyan switches described in section 2.S, for example, are 
blocking switches. The Starlite switch eliminates internal contention, despite 
employing an omega network for routing, by exploiting the property of the omega 
network, that a sorted list of input packets can be routed without contention. The 
packets which arrive at the omega network inputs must be sorted by destination 
address, and contain no repeated addresses, in order to eliminate both internal and 
output contention. The method used to achieve this is illustrated in Fig. 2.19.
The Batcher sort network sorts the inputs by destination address. The 
comparators flag packets with repeated addresses, but not the first packet with that 
address. The address generator (used to determine routing through the 
concentrator) calculates the running sum of the flags representing either unrepeated 
or inactive addresses. This results in packets winning contention being routed to 
the left, inactive packets to the middle and packets losing contention to the right of 
the concentrator. An inverse omega network is used as the concentrator. The 
inverse network is used, because the running sums are generated least significant 
bit first, whereas the conventional omega network requires the most significant bit
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first Contention winners are routed without internal blocking through the omega 
routing network. Packets losing contention are discarded, or, optionally, may be re­
admitted (via the recirculators) to the switch inputs during the next time slot
The Starlite switch with recirculation may be modelled as a shared-buffer 
switch. Methods of modelling such a switch will be discussed in Chapter Three. 
The Starlite switch has the disadvantage, compared with other shared-buffer 
switches, that packets are buffered at the inputs of a sort network Hence, the 
incremental cost of additional buffers is very high.
2.6.2 Switching with sorters.
A method of using Batcher networks to implement the routing function was 
described in [46]. The principle of the method is shown in Fig. 2.20. The control 
packets each contain a token, and a distinct address in the range OW-l. At the 
sorter output the input and control packets are sorted by address. The control 
packet is always sorted to the top of the list of packets with a given address. The 
arbiter compares each control packet to the packet below it in the list If it is a data 
packet (and thus has the same address) the token is transferred to the data packet 
and the control packet is destroyed; if the packet below it is also a control packet 
(and so no data packet with the same address is present) the control packet retains 
its token The Batcher routing network routes the packets with tokens to its upper 
N outputs. The set of packets with tokens includes one (and only one) packet with 
each possible address in the range 0:^-1, and thus sorting these packets by address 
is equivalent to implementing the routing function
Fig. 2*20: Using tokens to perform routing.
A disadvantage of the above scheme is that the packet loss would be quite 
severe, since cells losing contention are discarded. The method of [46] is more 
complex, and uses the multiply re-entrant Batcher network of Fig. 2.21. Control 
packets are inserted at the lowest leveL Their tokens are seized by data packets 
with the same address (if any such are present at the lowest level). Packets with 
tokens ascend to the next highest level, where their tokens can be seized by data 
packets of higher priority, with the same address. Packets without tokens, or which
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have lost their tokens, descend to the next lowest level, having their priority 
incremented. This ensures that the oldest packets have the highest priority, which 
is necessary to preserve packet sequence. Packets rejected at level zero are lost 
from the system. The number of packets lost depends on the number of levels, 
which affects the amount of storage available for packets without tokens.
Day et al. [46] also described how logical and physical addresses may be 
separated. The sorter operates on logical addresses, not physical addresses. Each 
control packet token contains the physical address corresponding to its logical 
address. The arbiter replaces the address of each packet possessing a token with 
the physical address. Thus the Batcher which implements routing sends packets 
winning contention to the appropriate physical address.
N outputs
control packets
Fig. 2.21: The multiply re-entrant switch.
They also claimed that this technique permits the use of multiple ports to 
reach the same logical address (i.e., channel grouping), but gave no details of the 
modifications necessary to their architecture to implement this. These changes 
would be trivial if the group size were constant and fixed for all groups. Otherwise 
a difficulty arises because the sorter will produce a list containing all control 
packets with a given logical address, followed by all data packets with the same 
address. Allowing the number of control packets per destination to vary means that 
no simple way of associating control and data packets will be possible. No results 
were given for the performance of the switch in [46]. However, its complexity, 
evident in Fig. 2.21, makes it unsuitable for use in ATM.
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2.6.3 Input-buffered switches.
A number of switch proposals use the non-blocking property of the Batcher- 
banyan network in conjunction with a method for the resolution of output 
contention to implement an input-buffered switch.
One such switch has been described by Hui [47,48]. This consists of a single 
Batcher and a single banyan, in conjunction with a three-phase algorithm which 
allows the same hardware to be used for both contention resolution and routing 
(Fig. 2.22). This algorithm allows the concentration stage of the Starlite switch to 
be eliminated, since this function is performed by the Batcher network. The three 
phases are as follows:
1) Contention Resolution: Each active input submits a request packet to the 
Batcher network, containing a source address and a destination address field. 
These packets are sorted by destination address at the Batcher network output. The 
arbiter grants permission for the corresponding data to be transmitted if the request 
packet destination address differs from that on the adjacent Batcher output line. 
Thus at most one packet per output line will win contention in this phase.
2) Acknowledgement: An acknowledgement packet, containing the original 
source address, is sent to each input port winning contention, as follows. The 
acknowledgement packets are submitted to the Batcher network by the controller. 
They are sorted by source address at the Batcher outputs, and are then routed 
through the banyan network to the original source ports. This occurs without 
contention since the addresses of the packets at the banyan inputs are distinct, and 
the packets are sorted by address.
3) Transmission: Input ports which received an acknowledgement in the 
second phase submit their data packets in this phase. These packets are routed 
without contention to the appropriate output line, since at most one data packet per 
output is transmitted.
controller/ N
mux
Fig. 222: The three-phase Batcher/banyan switch.
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Packets losing contention are queued in an input buffer until the next time 
slot The reduction in the amount of hardware required in Hui's switch, compared 
to the Starlite switch, is offset by the higher speed of operation required. The 
overhead imposed by the first two phases of the three phase algorithm means that 
switch must operate at a higher rate internally than the input and output line rate.
An alternative method of contention resolution was described by Bingham and 
Bussey [49]. This uses dedicated hardware in the form of a special network with a 
ring topology, on which each node is associated with a unique input port of the 
Batcher-banyan switch. A token is placed on the ring for each output port at the 
start of each time slot These tokens are circulated around the ring, and are seized 
by the first input port (node on the ring) which has a packet at the head of its 
buffer with a destination address matching the address of the token. Since only one 
token per output port exists, at most one input port can seize a token for a given 
output port in any one time slot Input ports seizing tokens submit the 
corresponding packets to the Batcher-banyan network in the next time slot 
whereupon the packets are routed without contention to the appropriate output 
ports.
The Batcher-banyan network does not require a hardware speed-up, as with 
the three-phase switch. However, every packet is delayed by at least one time slot 
while the contention resolution algorithm operates. The ring must operate at a 
speed sufficiently high that the tokens visit each node on the ring within one time 
slot Thus the speed of operation required of the ring increases linearly with the 
number of input ports. Fortunately, the hardware implementing the ring is quite 
simple. A single bit represents the presence or absence of a token. The token 
address is inferred by each node from an internal clock This structure requires just 
five bits (including clocking information) to be sent from node to node on the ring. 
These bits are transmitted in parallel on a five wire ring. Bingham and Bussey 
pointed out that tokens may be seized by packets in the input buffers, other than 
those at the head of the buffer. This allows the first-come-first-served queuing 
discipline to be modified, which can improve throughput
The Nemawashi switch described in [SO] is similar, in that it uses a Batcher- 
banyan network for routing, and dedicated hardware for contention resolution, with 
packets winning contention being routed through the Batcher-banyan network in 
the succeeding time slot Contention resolution is performed using the method of 
the first phase of the three-phase algorithm, i.e. using a Batcher network plus 
arbiter. The method of sending acknowledgements is conceptually simpler, but 
requires more complex hardware. The Batcher network sets up a bidirectional link 
between the input ports and the arbiter. Thus the acknowledgement may simply be 
sent down the return path to the input port which generated the request This
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Batcher networic is distinct from that used for routing, allowing routing (of packets 
which won contention in the previous time slot) and arbitration to proceed 
simultaneously. The number of arbitrations performed per time slot may be greater 
than one, so that more than one packet per input line may attempt to win 
contention within a single time slot. This increases the probability that a packet 
will win contention for each output line, and so increases throughput. Packets 
which have won contention on previous iterations of the algorithm re-submit their 
requests during the current iteration, with a priority bit set which ensures that they 
will once again win contention (because the sorter places the higher priority packet 
at the top of the list of requests for a given output port).
A buffer subsystem was suggested for use in Batcher-banyan switches to 
reduce the amount of input buffering required [51]. This system is illustrated in 
Fig. 2.23. Cells from the input lines of the switch enter the input buffers via a 
sorting network. Cells from the input buffers are routed to the input ports of the 
Batcher-banyan switch via another sorting network. The first sorting network 
performs four consecutive sorts. The first sort generates a concentrated list of 
active input lines. The second sort generates a list of input buffer addresses sorted 
by occupancy. The third sort assigns an input buffer to each active input. The 
fourth sort routes input cells to their assigned buffers. The net effect is to route 
cells to the input buffers with the lowest occupancies.
Buffers Input ports
Fig. 2.23: A buffer subsystem for a Batcher-banyan switch.
The second sorting network also performs four sorts, whose net effect is to 
ensure that only idle input ports of the Batcher-banyan switch receive cells from 
the input buffers, and that those cells come from the buffers with the highest 
occupancies. Thus the buffers are effectively shared among all the input lines. This 
reduces the amount of buffer capacity required in the system, and ensures that a 
non-uniform loading of the switch inputs has no effect on its performance.
A feature of switches with input queuing and an FCFS queuing discipline is 
that switch throughput is limited to about 58%, as discussed in Chapter Three, by
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the phenomenon of head-of-line blocking. This problem can be reduced, and 
throughput thus increased, by scheduling cells in such a way as to avoid this type 
of blocking. Suitable schemes have been described in [52,53] which can increase 
the throughput of the switch to about 90% and 95% respectively. However, the 
complexity of the hardware required to implement these schemes would probably 
be excessive, and would certainly exceed the complexity of the switch itself. 
Simpler schemes, such as the multiple arbitrations used in [50], offer lower 
increases in throughput over an FCFS queuing discipline, but with much lower 
circuit complexity.
2.6.4 Multiple servers and channel grouping.
A limitation of the above networks is that at most one request per output port 
can be satisfied in a single time slot. The switch throughput can be increased if 
more cells can be forwarded to each output port in one time slot. The resulting 
switch contains queues at both the input and output side of the switch.
The Sunshine architecture [54,55] uses multiple banyans and output queuing. 
The structure of the Sunshine switch is shown in Fig. 2.24. It represents the 
extension of the Starlite architecture to allow more than one cell to be delivered to 
each output port in one time slot. The first Batcher sorts its input cells by 
destination address, and where cells have the same address, by priority. There are 
two priority fields, static (Quality Of Service) and dynamic (which increments for 
every time slot the cell is present in the system). The dynamic priority ensures that 
cells from a given virtual circuit (which will have identical quality of service or 
QOS fields) are delivered to the output in FCFS order. The trap network is 
identical to that of Starlite, with the exception that the cell on output line i of the 
Batcher wins contention if the cell on output line i-k has a different address, not if 
the cell on line M has a different address. This ensures that as many as k cells per 
destination can win arbitration in one time slot
Fig. 224: The Sunshine switch.
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Cells losing contention are sorted to the top of the concentrator in order of 
priority, not destination address, by interchanging address and priority fields. The 
T cells of highest priority which lost contention are re-circulated (with an 
incremented value of dynamic priority). If more cells lose contention they are 
discarded. The concentrator sorts cells winning contention, by address, to the lower 
outputs. These enter the k banyans, which route them without contention to the 
output ports. The output ports require buffers to store excess cells, since only one 
cell may depart per time slot The interconnection pattern at the inputs and outputs 
of the banyans is the it-shuffle, as defined by Patel [12]. This ensures that no 
banyan receives more than one cell per output as required for contention-free 
operation.
Hui described, in [56], a method for implementing channel grouping, where 
the size of each channel group is k. The method is simply to connect the output 
lines of the k banyans in Fig. 2.24 to individual output ports, rather than to 
concentrate the outputs at a single output port This method seems simpler than 
that described in [46].
A more flexible, albeit more complex, approach to channel grouping was 
described by Pattavina [57]. His method allows channel groups of varying sizes to 
coexist in a single switch. The switch uses both logical and physical addresses for 
each output The logical addresses of the output lines in a group are contiguous. 
This need not be the case for the physical addresses. Each input port is required to 
maintain two tables, one giving the physical addresses of the output lines (called 
channels by Pattavina) indexed by logical address, and the other giving the number 
of channels per group. The switch resembles that of Hui [47] and similariy 
incorporates a three-phase algorithm. It differs in including a channel allocation 
network, as shown in Fig. 2.25, in place of the arbiter of Fig. 2.22. The switch 
operation is as follows. During the arbitration phase, the request packets contain 
the logical address of the first channel in the requested group (the group leader) 
and are sorted by this address, before being submitted to the channel allocation 
network This consists of a running sum adder network which calculates, for each 
request packet how many requests for the same group precede it in the sorted list 
The input to the adder network is the output of a set of comparators similar to 
those used in the arbiter of [47]. A low comparator output resets the running sum, 
and a high output increments the sum, to calculate the required values.
The offset calculated by the channel allocation network is sent as the 
acknowledgement packet to the input port which generated the request If the 
offset matches or exceeds the number of channels in the group, then the packet 
loses arbitration. Otherwise, the physical address to which the data is to be sent is
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looked up in the appropriate table, using the offset, added to the logical address of 
the group leader, as the index. The third phase of the algorithm is identical to that 
described in [47]. One problem with the switch is that FCFS delivery of cells 
belonging to a given virtual circuit is no longer guaranteed, since the delays 
experienced on different channels in a group may be unequal. This disadvantage is 
shared with all channel grouped architectures.
controller/ N
mux
Fig. 225: A switch with channel allocation.
Pattavina described a number of improvements to this switch in [58]. The 
Batcher is preceded by a request rotation network which alters the order in which 
data is applied to the Batcher network. This increases the level of fairness of the 
contention resolution process. Another improvement is to re-order the channels 
within a group when calculating physical addresses, so as to distribute traffic 
evenly among the channels in the group. The first two phases of the three-phase 
algorithm are performed by dedicated hardware in this design, so that no internal 
speedup of the switch is required. Pattavina also describes an algorithm which, 
given two priority levels for traffic, and under certain assumptions concerning the 
sizing of channel groups, can ensure an upper bound on the delay experienced by 
high priority traffic, so as to guarantee packet sequence integrity. This algorithm 
essentially emulates circuit-switched routing for high priority data.
A similar switch, which does not incorporate channel grouping, was described 
in [59]. This is intended for use in central offices, i.e. where the switch ports are 
connected to end users, with one channel per user. The architecture of [57,58] is 
modified by multiplexing the channels in each channel group at the output ports to 
create a switch with output queuing. Hence the switch can route more than one cell 
to each output in a single time slot. The switch incorporates a mechanism to ensure 
that the output buffers never overflow. The routing algorithm has two phases, the
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probe phase and the data phase. Contention resolution is implemented during the 
probe phase. A cell loses contention if the number of cells, with the same 
destination, and which have already won contention, exceeds either the amount of 
buffer space available at that output port, or the number of routes available to that 
output Cells winning contention are uniquely assigned one of the routes to that 
destination. Cells are transmitted to the output during the data phase.
Piobt Ptmw
Note: Sorter 1 -  Sorter 2 -  Sorter 3 
(Tme multiplexed)
inputs
/ sorter // 7
N 3 N
routing
network
t K
m
output buffers
Dati Phw
Fig. 2.26: A switch with zero loss in the output queues.
A diagram of this switch is shown in Fig. 2.26. Each output port submits a 
status packet detailing the buffer space available during the probe phase. These 
packets are merged with the request packets from the input ports and a path 
allocation network assigns a routing index to each request packet which identifies 
which of the possible routes to the destination is assigned to that request An 
invalid routing request is assigned to requests losing contention. The resulting 
acknowledgement information is then routed back to the requesting input port The 
structure of the path allocation network very closely resembles that of the channel 
allocation network of [57], since the algorithm it implements is similar. The benefit
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of this switch design, that the output buffers can never overflow, is obtained at the 
cost of a considerable increase in the complexity of the switch.
2.6.5 Scaling difficulties in sort-banyan switches.
Sort-banyan based switch architectures require a large number of switch 
elements. Hui's switch [47] uses the least hardware, needing just a single Batcher 
and a single banyan. The banyan requires n stages of switching, for a 2n\  2n 
switch [12]. The Batcher requires V2n(n+ 1) stages [13]. Thus the total number of 
switch elements required is 2/j' 2.(/i-3)./z. A very large switch of this type is cleariy 
impractical. For example, an 8192 x 8192 switch requires 91 stages of switching. 
In addition, the switch dimensions cannot readily be increased after the switch is 
constructed. Lee addressed this problem in describing how a large switch may be 
constructed from smaller Batcher and banyan modules [60].
The key component in this design is a non-square (M x KM) switching 
module comprising an M x M Batcher, K 1 x M expanders and K M x M banyan 
networks. This module, shown in Fig. 2.27(a), is non-blocking. The value of K is a 
power of two so that the 1 :K networks are simple binary trees. The structure of the 
overall switch is shown in Fig. 2.27(b). There are S routes to each output port 
from each input module. The contention resolution algorithm is such that at most S 
cells from each input module, requesting the same output, win contention. Each 
contention winner is given a unique address, that of one of the S routes to the 
requested destination. The combination of the expander and the banyans allow 
contention winners to reach the required output port, using self-routing. The 
overall switch is clearly non-blocking if the input modules are non-blocking. The 
input modules have this property because the additional bits added to the routing 
tag to determine which banyan is used for routing are most significant bits. Thus 
the Batcher network will group cells destined for a given banyan on contiguous 
output lines. The /t-shuffle interconnection pattern between the expander stage and 
the banyan inputs ensures that the sorted order of these cells is preserved at the 
banyan inputs, and that all inactive inputs are grouped at the bottom of the list 
Thus the inputs to each banyan are sorted and concentrated, as required to ensure 
contention-free routing to the banyan outputs.
Lee suggested an extended version of the ring reservation algorithm [49], with 
modifications to cater for priority and multiple routes to each output, for use in 
contention resolution. The scaling difficulties associated with the ring reservation 
algorithm do not apply, because it is applied only to the set of input ports of one 
input module, not of the whole switch.
The number of outputs can be expanded N-fold by replacing the output 
multiplexors by SLxN switches. The number of inputs can be expanded /’-fold by
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mutiplexing the outputs from P such switches. This is the basis of the three-stage 
architecture of Liew and Lu [61 ].
The combination of asymmetric switch modules (with more outputs than 
inputs) and channel grouping in these switches results in a greater throughput than 
is the case with a conventional (square) input-buffered switch. This issue will be 
discussed further in Chapter Three.
1 :K expander
(a) input modula
LM inputs
Note : RS = KM input
modules
R outputs
output
multiplexors
(SL:1)
(b) overall switch
Fig. 2.27: A large switch constructed from sort-banyan modules.
2.6.6 Conclusions regarding sort-banyan switches.
Sort-banyan switches are ideally suited to applications where an internally 
non-blocking switch is required. However, output contention adversely affects their 
throughput when used in ATM switch architectures, unless sophisticated buffer 
management or cell-scheduling techniques are used. A switch with a large number
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of inputs and outputs, with acceptable throughput, will be very complex, if 
implemented using sort-banyan techniques. However, Batcher-banyan switches 
may be used as modules in larger two-stage switches. The use of sort-banyan 
modules in a three-stage switch will be considered in Chapter Five.
2.7 Memory-based and shared-medium switch architectures.
Memory-based switches seek to exploit the advances made in die very large 
scale integration of random-access memory. The technology used for switching is 
comparable to that used for time slot interchangers in contemporary circuit 
switching [62]. The earliest proposal for such a switch was the Prelude switch [63] 
for which a prototype was constructed [64], The Prelude project was based on 
asynchronous time division techniques, and thus the switch, although not 
constructed to conform with ATM standards concerning cell size, etc., is based 
upon similar principles. The basis of its operation is illustrated in Fig. 2.28.
dkgonaliaatioa RAR read address register.
Fig. 228: The Prelude switch.
Data paths in the Prelude switch are an octet wide, to reduce speed 
requirements. Packets are fragmented into octets, and the fragments are stored in 
separate buffer memories. This is achieved by a process of diagonalisation which 
ensures that there is an octet stagger between the time slot boundaries on each 
input of the switch. A rotator then routes all the corresponding octets from each 
incoming packet to a single output. In particular, all the cell headers are stored in 
one memory. A control memory maintains queues, one for each output, giving the
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location in the memory of headers of cells to be routed to that output. These 
queues are interrogated sequentially to find the read address for the header of a cell 
destined for each output in turn. The cell fragments are then read out sequentially 
(header first) from the buffer memories, onto the appropriate output line. This is 
ensured by the read address registers. The uppermost register receives the address 
of the header of the appropriate packet from the control memory. Each read 
address register increments its contents before forwarding them to the next register. 
Hence, consecutive octets of the packet are read from consecutive addresses in 
adjacent memories. The second rotator routes these consecutive octets to the 
correct output port
Fig. 2.29: A shared-buffer switch.
The complexity of the Prelude switch arises from the requirement to introduce 
parallelism into the hardware, so as to reduce circuit speed requirements. If the 
mechanisms whereby parallelism is introduced are ignored, then the operation of 
the switch can be described very simply. Cells are read into buffer memory from 
each input line in turn, and the storage address of each cell is entered into the 
appropriate control memory queue. The cells are read out non-sequentially, in an 
order determined by the contents of the control memory queues.
The method used to achieve parallelism in the Prelude switch imposes 
constraints on the size of switch which may be constructed. In particular, the 
number of switch inputs and outputs must equal the number of packet fragments, 
so that switches of different sizes will require substantially different hardware 
implementations.
Another memory switch is that described by Kuwahara et at. [65]. This stores 
the cells destined for a particular output in a linked list in dynamic memory. This is
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a shared buffer architecture, because the linked lists occupy the same memory 
space. The linked list operation is implemented using the hardware of Fig. 2.29.
Incoming calls are multiplexed cyclically onto the data input line. The 
destination tag is used to look up the next available address for cells to be routed to 
the requested output in the write register bank (which has one register per output 
port). Simultaneously, an idle address is extracted from the FIFO queue. The 
input data is written to the location given by the write register, whilst the idle 
address is written to the same location in the pointer memory, and also overwrites 
the write register contents.
The read registers for each output are interrogated in turn. The cell stored in 
the address given by the register is written to the output port via the demultiplexor 
and the corresponding pointer is stored in the register. The old register contents are 
entered in the idle address FIFO. Multiple priorities may be implemented using 
multiple banks of read and write registers. The number of cells stored in memory 
destined for a given output may be limited by associating an up/down counter with 
each pair of read and write registers, to count the number of cells being buffered 
New arrivals are rejected if the counter value exceeds a threshold
The switch design is evidently unsuited to the construction of large switches. 
The example switch described in [65] has 32 inputs and 32 outputs. The design of 
a three-stage switch using this shared buffer switch as a switch module was 
described in [66]. A condition for the number of intermediate stage switches 
required to achieve non-blocking with ATM traffic was presented, but no proof 
was given. A simple link selection algorithm was proposed to be used during call 
set-up, although its implementation was not discussed.
A switch architecture proposed as part of the RACE programme (project 
1012: broadband local network technology) was described in [67]. It is based upon 
a multi-stage switch using a memory switch (the SIGMA switch) as a building 
block. This uses shared memory for cell storage, and output queues for routing 
tags, and closely resembles that of [65].
Fried [68] described a similar architecture which uses commercial RAM in 
conjunction with special memory controller ICs and a custom switching processor. 
The processor is programmable, allowing the switch to be adapted to changing 
ATM standards.
Koinuma et al. described a similar switch [69]. Their basic module is a 4 x 4 
switch. It uses shared buffers to store cells and FIFO queues (one per output) to 
store routing information, as with [68], and maintains a queue of idle buffers for 
cell storage, as with [65]. One difference is that the switch features what is called 
dynamic link speed control. Each output line is capable of operating at four times
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the incoming line rate (i.e. at 620 Mb/s) using ECL technology. The total 
throughput of the switch is constrained to be 620 Mb/s by the bottleneck of the 
shared memory access. However, this can be allocated as 155 Mb/s per output 
line, or 620 Mb/s to a single line, or as some other combination, as appropriate. A 
sophisticated control algorithm would be necessary to utilise this feature in a 
multi-stage switch, but no details of such an algorithm are given.
Henrion et al. [70] described another switch architecture using a shared 
buffer switch as a switching element The proposed switch element size is 32 x 32, 
and the structure resembles [65], The cells are dived into smaller units for routing, 
to relax speed requirements by introducing parallelism. The multi-stage 
architecture appears to offer multiple path self-routing via a back-pressure 
mechanism. This crude mechanism would produce low throughput, so multiple 
planes of switching are used to raise throughput to an acceptable level.
The ATOM switch [71] is a memory switch using an output buffered 
architecture rather than shared memory. It is intended for implementation using a 
bit-sliced architecture. The principle of its operation is shown in Fig. 2.30. The 
time division bus is required to operate at n times the line rate, where n is the 
number of inputs. This requires the use of a parallel architecture to be achieved in 
practice. Each input places its cell on the bus in turn. The address filter at each 
output blocks all cells except those with that output as destination. Cells are 
converted back into serial form for transmission at the output port. The switch 
clearly cannot be used for large numbers of inputs. The authors suggest a 32 x 32 
switch as being feasible. This basic element is used to construct a three-stage 
switch architecture. Route selection is performed at circuit set-up time.
A number of proposals exist for switches using a ring architecture. An early 
such proposal is the switch of Suzuki et al. [72] which uses multiple rings. Access 
to the rings is based on the multi pie-token ring algorithm. An ATM ring was 
described in [73] which uses fibre optic links between nodes, and a slotted ring. 
Methods to ensure low delay and priority control were described. Rahnima [74,75] 
also described a slotted ring, focusing on the design of the hardware at each switch 
node. He considered [75] the modular construction of larger switches using a 
folded two-stage architecture. No algorithm for route selection in this larger switch 
was suggested.
Gard and Rooth [76] proposed a switch architecture based on a folded Clos 
structure. The 32 x 32 switch modules of which it is composed comprise a 32 bit 
wide ring, each line in the ring operating at 155 Mb/s. Thus the ring bandwidth 
equals the maximum load on the switch, so that no blocking can occur.
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Ohtsaki et al. [77] proposed using multiple ring switches to implement 
channel groups. Cells not winning access to the requested output port on one ring 
overflow onto another. Corresponding outputs of each ring would be connected in 
a channel group.
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Fig. 2 JO: The ATOM switch.
2.8 Other output-buffered switch architectures.
The knockout switch [78] of Fig. 2.31 can be regarded as the packet switch 
equivalent of the crossbar switch in circuit switching, because it is fully connected, 
i.e., there is a separate path from each input to each output. Each input port 
broadcasts its cell to all output modules. Each output module features an address 
filter at its input lines which passes only cells to be routed to that output. The 
concentrator has N inputs (where AMs the number of input lines to the switch) and 
L outputs. If more than L cells arrive simultaneously for that output, the excess 
cells are discarded Cknocked out'). The probability of this occurring is low for 
independent arrivals at the switch inputs, if L is large. The authors claimed that 
L=12 is sufficient to ensure that the probability of cell loss is below 10' ^  for 
arbitrarily large N. The concentrator is constructed by the appropriate 
interconnection of two-input, two-output modules, which determine the 'winning' 
and losing' cells in a 'tournament' to determine which cells reach the concentrator 
outputs. The barrel shifter ensures that the surviving cells are distributed evenly 
among the queues. The queues and multiplexor operate an algorithm which ensures 
that cells are delivered to the output line in FCFS order, and that the queue sizes 
never differ by more than one.
The knockout switch is not suited to large switch sizes, because of its fully 
connected architecture, so that its complexity grows rapidly with increasing switch 
size.
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A number of variants on the original knockout switch design have been 
proposed. The SCOQ (shared concentration, output queuing) switch [79] 
simplifies the design of the concentrator by sorting incoming cells prior to 
broadcasting them to the concentrators. A non-blocking concentrator can then be 
implemented using a banyan network. This network has more than one output, so 
that the concentration function for a number of outputs is implemented by a shared 
network. This switch can be se£n to be an elegant hybrid of the Batcher-banyan 
and knockout switch techniques. Another technique for buffer sharing in a 
knockout switch is described in [80].
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Fig. 2 .31: The knockout switch.
Chao [81] described a distributed knockout switch, where the concentration 
function is distributed among switch elements positioned at the crosspoints 
between the N input lines of the switch and the L input lines of each output buffer. 
He also suggested that the output buffers be replaced by distribution networks with 
more than one output, reducing the value of L required to achieve a given value for 
cell loss probability. The distribution networks thus implement the shared 
concentration function described in [79].
Another output-buffered architecture was described by Ahmadi et al. [82]. It 
is based upon the use of an expansion stage (input module) and a multiplexor stage 
(output module), as shown in Fig. 2.32. The expansion stage is similar to a self­
routing banyan, but each switch element has only a single input, giving rise to a 
tree-like structure. The expansion stage is non-blocking, since expansion is 
performed independently for each input
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Fig. 232: A switch with expansion and multiplexing stages.
The multiplexor accepts cells from the appropriate expander output of each of 
k input modules. These cells are transmitted to the output queue within one time 
slot by using a bandwidth of k times the line rate (achieved via parallelism). The 
unit of information is a ‘minipacket1 (a fragment of a cell) rattier than a full cell, to 
relax bandwidth requirements. Thus, this switch is similar to the ATOM switch
53
Chapter Two: Broadband Switch Architecture*
[71], but the function implemented by the address filters in the ATOM switch is 
here implemented by the expander stage.
The Christmas-tree switch [83] results if the multiplexor is implemented using 
2x1 concentrators, using a topology which is the inverse of that of the expansion 
stage. The complexity of the resulting switch can be reduced, at the expense of 
introducing cell loss, by employing concentrators in the expansion stage, so that an 
N-input switch does not require N-input multiplexors.
Another similar switch is the M/1 switch element described in [84]. This 
switch, shown in Fig. 2.33, works as follows. The multiplexor output operates at a 
higher bit rate than the incoming line rate. The suggested speedup factor (v) is 
three. The m queues are necessary because at most v cells can be passed through 
the multiplexor in one time slot Additional logic is necessary to control the 
multiplexor function so as to ensure FCFS delivery of cells.
Fig. 233: The M/1 switch.
Another output-buffered switch is the Cylinder switch [85]. This resembles 
the knockout switch, but the multiplexing of cells onto a single output line is 
performed using a ring structure. Cells are stored on the ring until they win 
contention to the output line.
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2.9 Remarks concerning output-buffered switches.
Output-buffered switches are the design o f  choice when a small ATM  switch 
is required. They offer 100% throughput and, in the case o f  shared-buffer memory 
switches, relatively low  buffer capacity requirements. Shared-medium switches 
such as memory switches and ring switches can readily be designed, for small 
switch sizes, for zero knockout loss, making them comparatively insensitive to 
nonuniform loading o f  the switch outputs.
However, as the switch size increases, the bandwidth required o f the shared 
medium becomes excessive. The complexity o f other output-buffered switches, 
such as the knockout switch, increases rapidly, at a rate proportional to Nr, where 
2 < r  < 3, for an N  x N  switch, the value o f r depending on the amount of 
concentration performed on the cells for a given destination, prior to arrival at the 
output buffer. Hence, these switches also become impractical as the switch size 
increases.
The maximum size o f switch which may be constructed in practice will 
depend on the fabrication technology used, as well as on the switch design. 
Switches with hundreds or thousands o f inputs will be required for broadband 
ISDN networks. A modular switch design will be required to allow output-buffered 
switching techniques to be used in a large switch.
2.10 Multi-stage switches.
Large switches may be constructed by the interconnection o f multiple stages 
o f switching, each stage being constructed from a number o f smaller switch 
modules. The application o f this technique to cross-point reduction in circuit 
switching was described in the classical papers by Benes [86] and G o s  [87], 
Consider the three-stage N  x M  switch shown in Fig. 2 .34. The interconnection 
pattern between the input stage and the intermediate stage o f  switching is the r \ -  
shuffle, whilst the interconnection pattern between the intermediate and output 
stages is the m-shuffle. This network is often called the C los network, although 
Clos' work did not refer to a specific switch structure. Often the network is 
assumed to be symmetric, in which case N=M , n\=  « 2* r j=  rj- The condition 
which results in a strictly non-blocking circuit switch is m > n \  + «2  - 1 [87], 
while the condition for a symmetric, rearrangeable circuit switch is m > n [86], 
The extension o f the non-blocking criterion to packet-switched networks has been 
considered by a number o f  authors [66,88-90].
M any authors have proposed the use o f three-stage switches for ATM . Some 
proposals (e.g., [66,69,76,82]) use call-level routing. This ensures that the 
sequence o f  cells on a virtual circuit is preserved as the cells pass through the
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switch, but requires the execution o f a routing algorithm during call set-up which 
will typically be complex. The routing algorithm operates in conjunction with the 
call admission control process, which treats each switch module as an independent 
switch. Other designs use cell-level routing, so that the three-stage switch can be 
treated as a unit by the call admission control function. I f  routing is performed 
independently for each cell the hardware required for route selection is typically 
simple, but special mechanisms will be required to preserve cell sequence. More 
com plex cell-level routing techniques can be used to avoid contention in the second 
stage.
Fig. 2 .34: A three-stage sw itch .
The multi-stage structure proposed in [70] time stamps each cell when it 
enters the switch, and buffers it at the output stage until its delay has reachcd a 
predetermined maximum value. Since all cells then experience the same delay, 
apart from an unavoidable variation due to multiple simultaneous arrivals (output 
contention), cell sequence on a virtual circuit is preserved This method has the 
obvious disadvantage that it requires synchronisation o f  the time-stamping 
mechanism across all the input modules. Route selection in the intermediate stage 
is apparently achieved by a random selection o f one o f  the available paths. A  back­
pressure m echanism is used to flag unavailable paths.
The synchronous ATM  switch o f Proctor and M addem [91] uses a 
deterministic routing strategy which ensures that the delay through the intermediate 
stage is constant for any given pair o f input and output ports, although the delay 
varies from pair to pair. This is sufficient to preserve cell sequence, even though 
cells may be routed through different switch modules in the intermediate stage. 
Proctor and M addem considered the example o f a 256 x 256 switch, the principle 
o f  whose operation is described below.
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Each input port sends a number o f requests (two requests are suggested) to 
each o f the intermediate switch modules in turn, and awaits an acknowledgement 
Each intermediate switch module contains a buffer for each output with space for 
just one celL An acknowledgement is returned if  the requested buffer is available. 
The requests are piggy-backed on cells which have won arbitration in the previous 
tim e-slot and which are being sent to the relevant intermediate switch module. 
Acknowledgements for input port k  are piggybacked on the cell being sent from the 
intermediate switch module to output k, from where they are sent by a dedicated 
line to input k.
The switch operation is periodic. Cells which won arbitration during the 
previous time-slot are sent to the appropriate intermediate switch module during 
the corresponding 'window' in the current tim e-slot Cells are requested from a 
given intermediate switch module by each output in turn during one tim e-slot The 
cyclic way in which each intermediate switch module in turn requests cells from a 
given input p ort and each intermediate switch module in turn delivers cells for a 
given output ensures that the transit delay through the intermediate stage is 
constant for that pair o f  input and output ports.
The input and output modules are not capable o f  arbitrary connections, but 
instead are rotators, connecting input i to output (i'+*)mod N, where N  is the 
number o f  outputs o f  the switch module, and k  is some integer. Only the 
intermediate switch modules are required to route arbitrary inputs to arbitrary 
outputs.
Proctor and Maddem suggested a practical implementation, wherein the bit 
rate is only 4 0  M b/s, through the use o f sixteen planes o f switching. The operation 
o f  the planes, and o f the rotators within a plane, is staggered in time so as to 
distribute flow  control requests and acknowledgements more evenly. This, in 
conjunction with the use o f  sub-cells, rather than full-size cells, as the data unit in 
the switch, ensures that the fixed delays through the intermediate switch modules 
are kept low. The use o f  sixteen planes means that even with a 100% load, less 
than half the bandwidth available through the intermediate stage is used. This 
would result in a strictly non-blocking circuit switch, and Proctor and Maddem  
claim ed that only small input queues are needed when the switch is used for ATM. 
A  similar switch was described by Beshai and Munter [92].
Eng. et al. [93] described a switch with similar properties, although with a 
very different implementation. They called their switch the Growable Packet 
Architecture. A ll the links operate at the full line rate. N o buffering is provided in 
the input and intermediate switch modules. Cells which are not allocated a route to 
the requested output module at the first attempt are discarded. The route selection 
is performed by the following algorithm.
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Each input module maintains a table o f  flags indicating the busy or free status 
o f  its output links. A similar table is maintained o f input link flags for each output 
module. A cell can be routed via intermediate switch module k  if  the fc-th output 
line o f  the input module is free, and if the /k-th input line o f the requested output 
module is also free. This condition can be checked by comparing the corresponding 
entries in the appropriate tables.
All flags are set to 'free' to initialise the algorithm. Each input module k 
generates its own table, and the table for output module k. At each iteration o f the 
algorithm, each input module checks for available paths to the output module 
whose table o f  flags it possesses. If any path is available, and if  the input module 
has a cell to route to that output module, then the flags for that path are set to 
■busy'. If more than one path is available, a random choice is made among paths. 
The table o f  output module flags is then forwarded to the next input module, and 
the flag table o f another output module is accepted from the previous input 
module, before commencing the next iteration. The number o f iterations required is 
evidently equal to the number o f  output modules. This algorithm involves passing 
flags around a ring, and so resembles the ring reservation algorithm o f [49] in that 
the speed o f operation required grows linearly with the switch size.
The switch dimensions are determined using the so-called generalised knock­
out principle. This principle is based on the observation that the probability of  
many cells simultaneously arriving at the switch inputs, requesting the same 
output, is low , assuming independent arrivals. The number o f intermediate switch 
modules is chosen to keep the probability o f  more cells arriving, requesting the 
same output module, than the number o f  paths from the intermediate stage below a 
certain threshold (the knock-out loss). There is an additional loss due to the sub- 
optimal routing strategy, which does not allow re-arrangements o f  routes. This loss 
is called the scheduling loss. This loss is claimed to be negligibly low.
No implementation details were given for the cell scheduling algorithm. 
Interestingly, a more recent description o f the growable packet architecture [94] 
abandoned the cell scheduling algorithm. Instead, the N  inputs are sorted and then 
forwarded to m  modified banyan networks, which route the cells to the appropriate 
(m-input) output module. This switch thus has more in common with the Sunshine 
switch [54] than with the switch o f  Fig. 2.34.
A different method for path allocation was considered by Cisneros [95]. His 
switch consists o f eight planes o f 1024 x 1024 switches, which receive cells from 
1024 input ports, each receiving cells at eight times the normal cell rate, or 
receiving cells from eight lines at the normal rate. The switch also has 1024 output 
ports, each o f  which can also transmit cells at eight times the normal rate. Thus, 
the switch is equivalent to that shown in Fig. 2.34 where r\=r2 =  1024, m= 8 and
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/tj= n 2= 8. It can thus be regarded as an 8192 x  8192 switch. However, the switch 
dimensions are sufficient to make a circuit switch rearrangeable, but not strictly 
non-blocking, so that the throughput o f the switch will be limited.
The key component in Cisneros' design is the contention resolution and path 
allocation mechanism. This works as follows. Within the duration o f  one ATM  
tim e-slot the switch attempts to route the cell at the head o f  each input queue 
through the first switch plane. If  this fails, an attempt to route through the second 
switch plane is made, and so on until an attempt has been made to route through 
all switch planes. The principle o f  this mechanism is similar to that o f  the multiple- 
plane switch o f [41], but the implementation is different In Cisneros' approach, 
each input port places a m essage on a ring with details o f  the requested destination, 
and, optionally, a priority. These messages are circulated around the ring and 
inspected by each input node. After each message has been circulated around the 
ring, each input port can determine whether or not any other head-of-line cell has 
precedence over its own, and thus whether its own cell should be routed through 
the switch plane concerned. This algorithm is repeated for each switch plane in 
turn.
A  cell has precedence over contending cells if  the follow ing events occu r
1) no contending cell, on any input port, has a higher priority;
2 ) any other contending cells are o f  lower priority, or, if  o f  equal priority, are 
on higher-numbered inputs o f  the switch.
The second condition gives precedence to inputs at one side o f  the switch. 
This is necessary so that the selection o f  one o f  the contending cells, among cells o f  
equal priority, can be m ade unambiguously, but leads to unfairness in access to the 
outputs.
This problem is alleviated by the introduction o f  a crude form o f  dynamic 
priority, which has the advantage o f being easily implemented, requiring only the 
maintenance o f  a single flag bit for each head-of-line cell. This dynam ic priority bit 
is set i f  a cell loses priority to a contending cell o f  equal priority, but only if  both 
cells had a clear dynamic priority b it  The effect o f  this is to group arbitration 
cycles for contending cells o f  equal priority into sessions. A  session starts i f  none 
o f  the cells has its dynamic priority bit s e t  If there are n requests o f  equal priority 
at tiie start o f  the session, then each cell gets an opportunity to w in arbitration once 
in the next n cycles o f  the algorithm (not counting cycles where cells o f  higher 
priority are contending for the same output). Cells o f  the same priority arriving 
during the session must await the end o f  the session before attempting to win 
contention. This mechanism is not completely fair since, during a session, cells are 
not served in order o f  arrival, but input port by input port
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The algorithm resembles the ring reservation algorithm [49], but differs in 
som e respects. The data on the ring consist o f  tokens in  the ring reservation 
algorithm, which are modified as they circulate around the ring, whereas the 
circulated data are never modified during a cycle o f  Cisneros' algorithm. H ie  data 
circulated in the ring reservation algorithm describe availability o f  output ports, 
whereas the data circulated in Cisneros' algorithm describe die requests at the 
inputs. This difference could be important in the choice o f  an algorithm for non­
square switches. The hardware required at each node o f  the ring in Cisneros' 
algorithm is  more com plex than that used in the ring reservation algorithm, but can 
process multiple priority levels in a single cycle. The ring reservation algorithm 
requires multiple cycles, one for each priority level [60], but with simpler 
hardware.
Another approach to the design o f  a multi-stage switch was taken by Newman  
[42]. H e suggested a two-plane switch, where each plane is an unbuffered multi­
stage switch. H e considered the example o f  a 64 x  64 Benes switch constructed 
using 8 x 8  switch modules. A  reverse path or back-pressure mechanism is used to 
flag collisions within the switch. Newman's approach differs significantly from 
that o f  other researchers in that arriving packets are allowed to enter the switch  
fabric asynchronous^. In the event o f  a collision within die switch, die collision  
signal is asserted and returned over the reverse path to the input port controller. 
The input port controller then waits for a delay typically equal to one tenth o f  die 
packet duration before retrying.
M ultiple paths are available to each destination within the switch fabric. 
N ew m an proposed two algorithms for route selection - searching and flooding. The 
searching mechanism is such that the input port controller retries over successive  
paths to the destination until it meets with success. In the flooding method, the 
incoming packet is broadcast over all possible paths to the destination, which 
selects one o f  the arriving copies. Colliding cells are discarded. Newm an finally 
recommended a hybrid algorithm, which floods between planes but searches within 
a plane.
The sw itch proposed by Kim and Lee [96] similarly used switch elements 
with a large number o f  inputs and outputs. They suggested that knockout switches 
be used as switch elements, with a banyan interconnection pattern. Thus a 
256x256 sw itch could be built using two stages o f  16x16 knockout switches.
The design o f a three-stage switch featuring cell-level routing w ill be 
considered further in Chapter Five.
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3. PERFORMANCE EVALUATION OF ATM SWITCHES.
3.1 Introduction.
ATM  switches may be divided into a number o f  categories for the purpose o f  
performance evaluation
Tw o broad categories o f  sw itch ex is t
i) Internally blocking networks (e.g. the banyan networks o f  [1]);
ii) Internally non-blocking switches (e.g. sort-banyans [2], memory switches
[3]).
The two basic approaches available for modelling switch performance are 
the use o f  analytical methods and the use o f  sim ulation We begin by discussing 
analytical methods.
Since the cell length is fixed at 53 octets, it follows that the time taken to 
transmit a cell from the output port o f  a switch is constant, assuming a constant 
line rate o f  155.52 M b/s. Since incoming cells on an input line have start and end 
times which are in synchronism (due to being contained within an ATD or SDH  
frame), and also since m ost ATM  switches operate synchronously (i.e. cells from 
different inputs are launched into the switch fabric simultaneously) discrete-time 
queuing models seem appropriate for the analysis o f  ATM  switches. Some 
elementary results in discrete-time queuing theory are presented in Appendix A
3.2 Performance of internally blocking switches.
The performance o f  internally blocking switches o f  the banyan or delta class 
has been investigated by a number o f  authors. Three types o f  banyan network have 
been considered;
i) unbuffered networks;
ii) single-buffered networks;
Hi) multi-buffered networks.
Patel [4] considered a delta network o f size an x I / 1 constructed from a x b 
modules, with the following assumptions.
i) network operation is synchronous, with inputs generating data cyclically
ii) the probability that data is available at an input during each cycle is 
constant, with a value o f  A.. The data destination is uniformly distributed over all 
outputs.
iii) Data which is blocked during a cycle is discarded; there is no queuing.
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Under these assumptions, Patel showed that the probability that the data will 
be routed to the requested destination is
where Xn is calculated recursively from the equation
Hence the throughput decreases with increasing network size.
Dias and Jump [5] extended these results to the single-buffered case, and also 
considered the effect o f  a back pressure mechanism which ensures that data 
packets are not forwarded to full buffers. Their results were obtained using a 
Markov chain model o f the probability that the nodes in the various stages o f  the 
network are in given states. The analysis is made tractable by the assumption that 
the transition probabilities are identical for all nodes at a given stage. They 
assumed 'maximum loading’, i.e., X = 1, and hence obtained an expression for the 
switch throughput. They showed that a single buffered 2 x 2  switch node can be in 
one o f 14 states, and that, given a knowledge o f the state o f  the network in one 
cycle, the probability o f  it being in another state in the next cycle can be 
determined. Having found these transition probabilities, enough iterations o f the 
equations are performed to converge on the steady-state probabilities that each 
node o f the switch is in a given state. The switch throughput is then given by the 
probability that the output stage has occupied input links. The performance in the 
multi-buffered case was found by simulation.
They concluded that the switch throughput increases with an increase in 
buffer space, but that the increase is marginal for more than two buffers.
Jenq [6] performed a similar analysis for a single-buffered network with 
back-pressure, and further showed that the results obtained are essentially 
unchanged if  the buffers in a single switch element are assumed to be independent 
This greatly sim plifies the analysis, by reducing the size o f  the state space since all 
buffers in a stage are assumed to be statistically equivalent.
He further extended the model to consider the behaviour o f the system if 
packets denied access to the switch inputs by the back-pressure mechanism queue 
until the next cycle i.e. if there is an input buffer. The model o f the input queue 
used was the G eo/G eo/1 model, and the probability o f  service for this queue was 
found by an iterative process. Jenq found that a 10-stage input buffered banyan 
saturates with an offered load o f 0.453.
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Kroskal and Snir [7] showed that the value o f Xn obtained recursively by 
Patel is very w ell approximated by the value
in the case where a square network is composed o f k x k  switch elements.
They gave a formula for the average number o f cycles W a packet must 
queue at each stage o f  a banyan switch composed o f k x k  switch elements, i.e.,
This result was obtained using the formula for the mean waiting time o f a
with probability X in each dm e s lo t
This formula ignores the issue o f dependence introduced in the times of 
arrivals to the second and subsequent stages, but the authors claimed, by 
comparing the results to those obtained by simulation, that the error was not large.
The approach o f  Jenq to the single-buffered banyan in [6] was extended to the 
multi-buffered case by Yoon et al. [8]. They showed that the throughput increases 
from 0.453 to more than 0 .7  when the number o f  buffers is increased from 1 to 6, 
with only a small further increase for a buffer size o f  32. A  similar extension of 
Jenq's approach has been undertaken by Theimer et al. [9],
The above results indicate that banyan networks have low  throughput in the 
presence o f  a uniform load. It has been shown by Kim and Leon-Garcia [10] and 
by Bubenik and Turner [11] that the performance is degraded further when a non- 
uniform load is present
3.3 Classification of internally non-blocking switches.
Internally non-blocking switches for ATM may be divided into three classes 
for the purpose o f performance evaluatioa
i) input queuing switches (e.g., the three-phase Batcher-banyan o f [2]);
ii) output queuing switches (e.g., the Knock Out Switch [12]);
iii) Shared buffering (e.g., the shared memory switch o f  [3]).
Hybrids o f these classes are also possible, for example switches using some 
input and som e output queuing.
X -  2k ■ ” 2k( * - l ) « + Y
2 ( 1 -* )
discrete-time G eo /d /1  queue, with the k  input ports each generating an arrival
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The above classes are ordered in terms o f hardware complexity with the input 
queuing switch being easiest to implement. However, if  ordered in terms o f the 
analytical tractability o f the models o f  the performance o f these switches, then 
output queuing is the simplest to analyse, and input queuing the most difficult. 
Accordingly the output queued switch shall be considered first
3.4 Output queuing switches.
3.4.1 Homogeneous arrivals.
This case was analysed by Karol et al. [13]. They used a Geo ( ^ /D / l  
queuing model, to model an N  x N  output-buffered switch with the size o f  the 
batch arrivals in the output buffer given by the moment generating function
f i  x,a/ \ l — +z—¿ 0 0  =  1, N  N ) < o°
; t f_ >  co
Hence the queue size after departures has moment generating function
( l - X X l - z )
N ° i z ) = - A ,  ^A ( z ) - z
and mean
(N -l)A .2 , w ^
r j E[A2 - A ]  2 N ( \ - \ )  ’
D 2(1 *
2 ( 1 - X)
Karol et al. then showed that the corresponding waiting time has the moment- 
generating function
, ( l - X ) ( l - / t ( z ) )T7T7T 7 M A (z)-z )
and thus that the mean waiting time is
--------------- ,N <°°W  _ 2 N ( \ - X )
D ~ X
  \N —> «52(1-* .)
This is a special case o f the formula for the waiting time in a Geo (AtyG/l 
queue obtained by Kruskal, Snir and W eiss [14],
Hluchyj and Karol extended the analysis to the finite buffer case in [15], i.e.,
they analysed the G e o ^ /D / l /L  queue. They used a Markov chain approach with
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transition probabilities Py  representing the probability o f  the queue size (after 
departures) at the end o f the time slot being j ,  given that it was i at the end o f the 
previous time slot. They showed that
P‘j =
a0 +Û! = 0,7 = 0
a0 ;1 < / < L , j  =  / - I
ah M  - , l < j < L - l O < i < j  
; j  =  b , 0 < i < j  
0 ; otherwise
where afc is the probability o f k arrivals. Hence they obtained the steady 
state probability that the queue size is k. This leads to an expression for the cell 
loss probability P[oss, i.e., that
n i l ~ Q o a 0
Thus, for example, the value o f X. must be below about 0 .80  for the cell loss 
probability to be below lO'1^ with a buffer size o f  50.
Note that this probability is the probability that an arriving cell will find the 
system to be full. Cell loss probability may alternatively be defined as the expected 
number o f cells lost, as a proportion o f the offered load.
Louvain et al. [16] presented similar results for a Geo(A)/D /l/L  queue. They 
derived an identical formula for the cell loss probability. They presented closed 
form expressions for the distribution o f queue size, although they chose the time 
immediately after arrivals as their measuring point
They used the observation that, if  P( = kP0, then the value o f k is constant 
even with changes in system size, for queues o f  this type. Thus Pi for a finite 
queue may be obtained from the results for an infinite queue.
Yeh et al. [12] considered a practical limit o f output-queued switches, which 
is that, for a switch with N  inputs, it may be uneconomic to design the switch so 
that it can route all N  input cells to one output, if  required. They presented a 
formula for the number o f cells lost per time slot in the situation where at most L < 
N  cells can be routed to each output port. They assumed geometric inter-arrival 
times at each input, and a uniform distribution o f destination addresses across all 
output ports. In this situation, the cell loss probability for an N x N switch is 
(assuming infinite output buffer capacity)
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Ploa ~ \ L-'e~x 
( L - 1)!
\N <00
;N-
Bondi [17] considered the duration o f  the loss period in a G e o M /D /l/K  
system. The loss period is the duration during which cells are lost in consecutive 
time slots. He used a Markov chain model to describe the system, with K+2 states. 
The system is in state k<K if  k cells are in the buffer, in state AT if the system is 
full, but no arriving cells have been lost, and in state AT+1 if  the system is full, and 
cell loss has occurred. The loss period is thus the duration o f  the stay in state AT+1. 
The steady-state probability o f  state K+ 1 was found by the conventional method.
Desmet et al. [18] investigated the G e o ^ /D /L  queue. This model is 
applicable where channel grouping is employed at the output side o f  the switch, 
with L  channels per group. They developed an approximation for the probability 
that the queue size is rt, valid for large n, o f  the form
P[N d ] =
V z0 J
7 ~H
where zq is the real pole o f  Np(z)  = N(z)/D(z) with the smallest modulus, and 
b = N(zq) /D \zq). Hence they showed that the tail probability could be 
approximated by
n N „ > k ] g  \  ‘
1 “  z0 z0
3.4.2 Correlated arrivals • Markov-modulated sources.
Other authors have sought to extend the analysis to more complicated models 
o f input traffic, which result in an arrival pattern with correlations from time slot 
to time slot. Such correlated traffic is frequently referred to as Tjursty' in the 
literature.
Descloux [ 19] used the following m odel for input traffic.
i) Cells arrive in bursts
ii) The probability o f  i (new) bursts arriving in one time slot is given by
/*[; ] = = 0,1,2,...
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iii) The probability o f  a burst persisting in the next time slot is a . Thus the 
burst length is given by L = 1 +  X  where X  is a geometric random variable with 
parameter a.
iv) A burst generates a cell in each time slot with probability 1-p.
With these assumptions, the system state is defined in each time slot by two 
variables (i and j )  where i is the number o f  bursts active and j  is the number of 
cells in the queue (after arrivals).
Descloux then obtained equations describing the transition probabilities from 
one state to another. He presented an algorithm for recursively calculating the 
equilibrium probability for each state in the special case where P =  0  (i.e., where 
each burst generates a cell in every time slot). He found the equilibrium 
probabilities in the general case where p>0 by iterating on the transition 
probability matrix, i.e., by finding
lim P*
where P is the matrix o f  transition probabilities. A  difficulty with this 
approach is the large number o f  entries in the transition matrix P.
An alternative solution to this problem, in the special case where p = 0, was 
considered by Bruneel and Brijland [20]. They used two-dimensional moment 
generating functions and showed that the mean buffer occupancy (the number of 
cells in the buffer after an arrival phase) is
_  2 B ( 1 - J )  + e [ £ 2] - B  o£
A ~ 2 ( l - a ) ( l - a - f l )  ( 1 - a ) 2
where B is the number o f  new  bursts which arrive in one time slot. This result 
is valid regardless o f  the distribution o f  B. Making Descloux's assumption, that B 
has a Poisson distribution with rate X, it follow s that
B = X
and
E[B2 - B ]  = \ 2 .
The utilisation o f the outgoing link is
Bp = --------- .(1-a)
The mean burst length is given by
L = — — .(1-a)
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It may be shown for a fixed load p, with B  drawn from a Poisson distribution, 
that the buffer occupancy increases linearly with the mean burst length L, i.e.,
Le Boudec [21] described a somewhat more general model o f  the input 
traffic, o f which the above is a special case. He also used two variables to 
represent the system state, one o f  which is the queue size. The other state variable 
represents the modulator state. The input traffic is assumed to be generated by a 
modulator, with /  states, which evolves as a Markov chain. The probability o f k 
arrivals, given that the modulator is in state must also be specified.
Thus, for example, in analysing the system considered by Descloux, the 
number o f active bursts would be chosen as the state o f  the modulator, with the 
probability o f  k  cells arriving, given i active bursts, being
Lc Boudec presented the transition matrix o f  the Markov chain describing the 
evolution o f the queue size just after departure instants. He observed that this 
matrix has the upper block Hessenberg property. This means that, if  the matrix is 
partitioned into a number o f square blocks, those blocks below the main diagonal, 
and separated from it by at least one block, contain only zeros. This property of 
the transition matrix allows a recursive relationship between the equilibrium 
probabilities to be obtained, according to the equation X „ ./  =  X nRn? where X „ is 
a vector such that X „(/) (the entry in the j'-th row o f X n ) is the equilibrium 
probability that the system is in the state (Queue size =  n, modulator state = /) and 
where Rn is a matrix function o f the Rj  vectors (J < n) and the transition 
probabilities, and thus can be calculated recursively, commencing with Rq=0. The 
solution method is broadly comparable to the method o f  inversion o f a triangular 
matrix by back-substitution.
This procedure allows functions o f  the equilibrium probabilities to be 
calculated without explicit calculation o f  the probability themselves. Thus, for 
example, the expected number o f  cells lost in one time slot for a buffer size o f  K+ 1 
may be determined as
where
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L , -  f0
S 0 =  *
k* = + f,
S/i =  R .S ,-!  +  *
with e a column vector containing all l's  and fn a vector such that fn(i) is the 
expected number o f  cells lost in a time slot given that the system state at the start 
o f  the time slot was (queue size =  n, modulator state = i).
This algorithm would appear to be superior to that o f  D escloux, since 
(assum ing infinite precision arithmetic) it produces exact results, whereas 
Descloux's approach (for P > 0) is only asymptotically exact. One difficulty with 
the method is the computational effort associated with the calculation o f  R„. This 
involves numerous matrix multiplications and a matrix inversion. Hence K  matrix 
inversions arc required in order to determine L.
An alternative model is that o f  Li [22]. He used z-transform methods to 
calculate the moments o f  the queue size distribution. The arrival process in this 
approach is a one-dimensional Markov chain wherein the state o f  the arrival 
process is considered to be equivalent to the number o f  arrivals. This is a 
restrictive assumption compared with the model o f  Le Boudec, and, for example, 
could model the system o f  D escloux only with P = 0. It was assumed that M  cells 
could be served in every time unit. Hence, the model could be applied to a switch 
with output channel grouping. However, the intended application was one where 
the basic unit o f  time was M  time slots. Hence, M  cells could be served by a 
single link in one time unit. The intendon was to allow traffic types whose 
dynamics vary over different time-scales to be modelled, by appropriate choice o f  
M.
The procedure used was to represent the system by a matrix o f steady state 
probabilities P where Pjj is the joint probability o f  a buffer occupancy o f  j and o f /  
arriving cells. Hence, a vector Q(z) o f  z-transforms was constructed, where
Q i ( z ) = j=o
Hence, Q (z) could be written as a product o f  matrices:
Q ( z )  = [I  -  r MPTdiag[z- ]]“ ' P Tdiag[:i ]B (z)
where B(z) is some vector function o f  z. The unknowns in this equation were 
then found by exploiting the analyticity o f  Q (z) inside the unit circle. Li showed 
that
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where the P ÿ 's  are found from the boundary conditions, the X^zYs  are the 
eigenvalues o f
and where h / z )  ( g^(z) ) is the right row (left column) eigenvector 
corresponding to X^z).
Li showed how  to extend the model to handle an overall arrival process A 
consisting o f multiple independent discrete-time processes Ak  o f  the above type, 
i.e., A = J,A t This allows Li's method to be used to model multimedia traffic. Li
used two-state m odels to represent each traffic source Ak  in his examples, so that 
each source had a geometrically distributed burst length and inter-burst time.
W ang and Frost [23] used the following technique to model a queue with 
deterministic service times, M  servers, a buffer size o f K, and where the arriving 
traffic is modulated by an ¿-state modulator X n. The probability that i cells arrive, 
given that the modulator is in state j  is denoted a{. The maximum number o f cells 
which can arrive in one time slot is N. The basis o f  their model is the system 
description in Fig. 3.1. This views the queue as a non-linear (but deterministic) 
system, with a stochastic input process.
P Tdiag[z‘ ]
k
N ■
T
Y
F ig. 3.1: A m odel o f a discrete-tim e m ulti-server queue.
The quantities A , U , N ^ , N q  and Y are bounded as follows.
0 < A < N  
0 < U  < N + K - M
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0  < N a <. K  
0 Z N D Z K  -  M  
0  < Y  < M
H ence they can be described by vectors o f  state probabilities, as follows.
N a =  H ,U  where H , =
N 0  =  H 2N /1 where H 2 =
0  eN-M + 1
' e M+l 0  >
 ^ 0  l K+M ,
Y  =  H 3N /4 where H 3 = a M0 e*_ M+1
The key to the method is the observation that, for the given model o f  input 
traffic, the relationship between U, A and Nq  can be represented as
U s = A i N D where A v =
ag 0 . . .  o
4
*, ;
I a? **. o
aN 1
5
a0
0 aN
a!
, 0 0 a sN
The entry in row i and column j  o f  A^ gives the probability that the queue 
size after arrivals would be equal to i in a queue with an infinite buffer size, given 
that the modulator was in state S  and that the number o f  cells in the queue before 
the arrival phase was j .  The equilibrium distribution for may be found by 
solving the linear system o f equations
Qs = Xp;mH,AyH 2Q ;
j=i
where pjm  is the probability o f a modulator transition from state j  to state m 
and where Q s(i) =P[Xn =S, N^=i]. This system o f  equations contains L(K+J) 
unknowns. Thus the probability that the queue size is / may be found using
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P["A=i] = l Q s d ) -
S
3.4.3 Non-Markovian models.
Other authors have considered non-Markovian m odels for cell arrivals. Tran- 
Gia and Ahmadi [24] considered the queuing model G ^ / D / l / L ,  i.e., a finite- 
buffered queue with batch arrivals and a general inter-arrival time distribution. 
They presented an equation relating the probability distribution for the queue size 
after the arrival o f  the (n + l)-th  batch to the queue size after the arrival o f  the n-th 
batch. Hence the equilibrium distribution could be obtained recursively by 
repeated iterations o f  this equation.
This approach does not allow correlations among successive arrivals to be 
modelled. Davie [25] suggested a similar approach but one in which the queuing 
model is the discrete-time GI/G/1 queue. The service time distribution was taken 
to be the burst length distribution. This is not an exact model o f  the output buffer 
o f  an ATM switch, since it assumes that bursts, rather that cells, are the 
fundamental units o f  traffic. Davie claimed that simulation evidence showed that 
this simplification does not introduce serious errors, if  there are no gaps between 
the cells in a burst
3.4.4 Mixing of traffic types.
Murata et al. [26] considered the aggregation o f calls o f  two types. 
Specifically, they considered a G I+ G eoM /D /l/L  queue, where the batch arrivals, 
representing the aggregation o f  existing calls, have the same probability 
distribution as the arrivals considered by Karol et al. [13], and where the stream 
with a general distribution o f  inter-arrival times represents a new call. They used 
numerical methods similar to those o f [24] to find the steady-state distributions for 
the queue size seen by cells from the Gl-stream and the batch stream. Hence, the 
cell loss probabilities for the two streams could be determined. Murata et al. 
concluded that the burstiness o f  traffic has a major bearing on the cell loss 
probability which is obtained. This conclusion is supported by the results o f Davie 
[25].
Hou and Wong [27] considered a queue with two types o f traffic source. 
There are n j  bursty sources, all with the same geometric distributions o f burst and 
silence lengths, and «2 Bernoulli sources, with the same arrival rate. The system 
balance equations were solved recursively for the joint probability distribution of 
the queue size and the number o f  active bursty sources. Implementation of their 
algorithm is straightforward, but it is only applicable in situations where the 
number o f  active sources changes only slowly, in comparison to the duration o f a 
time slot.
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3.4.5 Shared-buffer switches.
Sakurai et al. [28] considered the problem o f  estimating the cell loss 
probability in an N  x  N  switch with a shared buffer. First they obtained the 
distribution o f  the queue size for each output individually, using the Geo t^ l/D /l  
queuing model. They next sought to obtain an expression for the total number o f  
cells in the shared buffer, i.e.,
S = I ,"=,<?,•
where N  is the number o f outputs and q¡ is the number o f  cells buffered for 
output port i.
They estimated the cell loss probability by convolution and truncation o f  the 
queue size distribution, thereby assuming that the arrivals to each output are 
independent The assumption o f  independence is asymptotically correct as the 
switch size approaches infinity.
Eckberg and Hou [29] pointed out that the q{ s  are not independent but are 
negatively correlated. A  large value for q¡ implies that a low value is more 
probable for qj, where j  *  i because at most N  cells can arrive in one time s lo t  
They showed that
£[5] = N£[<7,]
and
Var(S) = N. Var(qi ) + N(n -  \).Cov(qx,q2 ) .
They used z-transforms to obtain a numerical method for determining Cov 
(<77 > 92) 30(1 approximated the distribution o f  S  by a Gamma distribution with 
matching mean and variance. The buffer size required for a given cell loss 
probability was obtained by truncating the resulting distributioa
Rothermel [30] assumed that the number o f  cells arriving per time slot to 
each output had a Poisson distribution. The assumption o f  uniformly loaded 
outputs was also made. His solution method was based on the calculation o f  the 
transition probabilities for the buffer occupancy in a number o f  steps.
The distribution o f  the q{s was first obtained. Hence the probability, Pk, that 
the buffer contained k  cells was obtained by an N-fold convolution o f the q¡ 
distribution. Next, the probability was found o f N-m cells being served by the 
output ports, given the presence o f  k  cells in the buffer. This is simply the 
probability that m outputs are idle, which is given by
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The conditional probability can be found by the (Af-m)-fold convolution o f  the 
appropriate distribution. is the probability o f  a transition from a queue
size o f  k  to a queue size o f k+m-N, in the absence o f arrivals. The probability o f  a 
transition from k  toy can be found as
i p ^ P [ A  = j - u l  j  < N
p  . =
* i p ^ P [ A > N - u l  j  = Nu=0
The steady-state distribution o f  the shared buffer occupancy can then be 
found from the transition probabilities. This algorithm takes explicit account o f  the 
finite buffer size, and so models the problem more precisely than the methods o f  
[28] and [29] in that respect. However, in calculating the transition probabilities, 
the assumption o f independent arrivals to each output port was once again made. 
This will limit the accuracy o f  the model when applied to the case o f a small 
switch size.
3.5 Throughput analysis of input-queuing switches.
3.5.1 Homogeneous traffic.
The performance o f  input queuing switches with a first come first served 
queuing discipline is degraded compared with that o f  an output-queued switched 
by a phenomenon known as head o f  line (HOL) blocking [2]. This occurs when 
only the head o f line cell in each input buffer can contend for access to the 
requested output port. If this cell loses contention, because a cell from another 
input with precedence over it has requested the same output port, the cell behind it 
in the queue is denied access to the output ports in the next time slot, even though 
it might have won contention in that time slot, had the first call not been blocked.
Head o f the line blocking causes the throughput o f  the switch to be less that 
100%. Thus one goal in the analysis o f  input-queuing switches is to establish the 
achievable throughput, given a set o f  assumptions concerning the arrival process, 
queuing discipline and switch operation.
The achievable throughput was shown to be 0.586 (or, more precisely 2-V2) 
for an N  x N  switch (with N  large), assuming a uniform distribution o f  destination 
address, by Karol et al. [13] and Hui and Arthurs [2].
Karol et al. [13] considered the situation when the input queues are saturated,
i.e., where, every time a cell wins contention, it is immediately replaced by another 
at the head o f  the queue. They analysed a virtual queue consisting o f the head o f  
line cells with a given destination. This virtual queue is described by the equation
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where B'n is the number o f  HOL cells bound for output i in the n-th time slot 
and A' is the number o f  cells bound for output i newly arrived at the head o f input 
queues in the n-th time s lo t
They proved that, in the lim it as N  —» °°, A1 becomes a Poisson process. Thus 
the above equation describes an M /D/1 queue which has a mean given by
where
p = ! '
is the switch throughput
They also showed that
B ‘ + A ‘ = 1.
It follows immediately that p = 2-V2.
Hui and Arthurs [2] gave a similar derivation, but one which was somewhat 
more general. They assumed that cells arrive at each input port with probability X. 
in each time slot (i.e. Bernoulli arrivals). They further assumed that, with 
probability p  a new cells arrives in the HOL position at an input port in each time 
slot, given that the queue was empty, or the HOL cell was served, in the previous 
time slot. The derivation o f  Karol et al. implicitly assumed that p  =  1. They then 
derived an equation relating X and p. Setting p  = 1 in this equation required X=2 - 
V2. Hence the throughput at saturation equals 2-V2.
Oie et al. [31] extended the analysis o f  throughput to the situation where 
more than one cell can be delivered through the switch fabric to each output in one 
time slot. They used the same approach as in [13], but modelled the virtual queue 
as an M /D/L system. They evaluated the mean queue size numerically and used 
the relationship
B + A  = 1 .
to obtain the data in Table 3.1, o f  maximum throughput p as a function o f  L.
These results show that the achievable throughput quickly approaches unity 
as L  increases. Since L  calls can be delivered to each output port, but only one cell 
can be transmitted across the output link, if  follows that buffering at the output is 
also necessary with a switch o f this type. These buffers were modelled by a 
G e o ^ / D / l  queue, where the distribution for arriving batches was truncated at a 
batch size o f  L.
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L P
1 0.5858
2 0.8845
3 0.9755
4 0.9956
oo 1.000
T able 3.1: M axim um  throughput vs. n um ber o f  servers.
Chen and Guerin [32] have extended the approach o f [2] to a situation where 
incoming cells have one o f  two priorities. High priority cells pre-empt low priority 
calls in the input queues, and have priority over low priority cells in winning 
contention for an output port. They obtained an expression relating the 
probability p  o f  a low  priority cell arriving at the head o f  queue position in an 
input queue not blocked in the previous time-slot, to the arrival rates X // and X^ of  
high priority and low priority cells. This equation is a generalisation o f  the 
corresponding equation derived in [2], Saturation occurs when p  =  1 and is thus a 
function o f  X // and X^. When ^ ¿= 0 , the maximum value o f  X // is 0 .586 , and vice 
versa. For 0  <  X // <  0.586, the maximum value o f X^ is given by
X „2 - 6 X „  + 4 -  V—3X„4 +12XW3 -1 6 X „  +8  
Lm“ ~  2(1 - X H)
for the case where high priority cells losing contention return to the input 
queue, and are not discarded. Chen and Guerin concluded that the maximum 
throughput can exceed 0.586 (peaking at approximately 0.606) when cells belong 
to two priority classes. This result is consistent with simulation results obtained by 
various authors (e.g., [33]) who found that throughput could be increased by 
modifying the FCFS queuing discipline.
3.5.2 Geometric burst lengths.
Liew and Lu [34] extended the analysis o f  saturation in two ways. Firstly, 
they considered non-square N  x M  switches, where L cells can be routed to each 
output within one time-slot. Secondly, they considered a bursty model o f  cell 
arrivals, where, for the duration o f  the burst, cells arrive continuously at an input 
port in consecutive time slots, with the same destination.
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The effect o f  HOL blocking will be exacerbated in the presence o f bursty 
traffic since, even after a HOL cell causing blocking at other input ports wins 
contention, the new HOL cells will block the same inputs, if  it belongs to the same 
burst.
The burst lengths were assumed to be geometrically distributed.
The probability o f  a burst continuing into the next time slot was I-p. The 
authors considered the virtual queue consisting o f  the number o f  bursts with cells 
present at the head o f input queues bound for destination i, which we label B¡. 
They used the same argument as in [13] to show that the number o f  bursts newly 
arriving at the HOL position in input queues had a Poisson distribution, assuming 
saturated input queues. The mathematical treatment they used to determine the 
expected value o f  B¡ is similar to that used in a Geo/Geo/L queue. The analogy 
with geometric service time arises because although a cell has a deterministic 
(unit) service time, it can be replaced in the next tíme slot, by a cell from the same 
burst, with probability 1 -p. Thus the probability that the burst terminated (was 
served) was p.
The resulting formula for E[B¡] contains an unknown parameter pj,, the rate 
at which new bursts arrive, and L  constants, Pj (0 < j  < L), which represent the 
probability that B¡ = j,  and which depend on p¿. However, in saturation, the total 
number o f  bursts in the system must equal the number o f input ports, i.e., N  = M  x 
E [*/].
The value o f p¿ was obtained numerically by starting with an initial guess, 
calculating the PJs and hence setting E[fl,] =  N/M  to calculate an improved guess 
for pij. This process was repeated until the calculated value o f  p¿, converged to a 
constant.
The maximum throughput o f cells per output, p0Mi, could then be found 
using the relationship
p oul = pbE[burst length] =  p b —
P
and the maximum throughput o f  cells per input, p/„, is then given by
Np¡n=Mpout-
The analysis o f an input queuing switch with multiple servers can be 
extended to the case where a back-pressure mechanism prevents cells from being 
delivered to full output buffers. Suppose that the output buffer size is bg and the 
number o f  cells which can be forwarded through the switch to the requested output 
in one time slot is L. Iliadis and Denzel [35] modelled such a switch with 
homogeneous traffic, in the case where bg < L. They found that the maximum
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achievable throughput depended on the size o f  the output buffer, in accordance 
with Table 3.2.
¿0 p
0 0.5858
1 0.6713
2 0.7228
3 0.7576
4 0.7831
oo 1.000
Table 3-2: Throughput vs. output buffer size.
These results were obtained by observing that the saturation throughput is 
related to the occupancy B o f  the virtual queue o f  head-of-the-line cells with the 
tagged destination, by the equation
B + p  =1.
The sum o f  the number o f packets in the output buffer and the packets in the 
virtual queue o f  packets at the heads o f  input queues, addressed to that output, can 
be modelled as an M /D/1 queue, assuming Bernoulli arrivals at the input ports. 
This observation is valid only in the case where the output buffer is always full, 
given that cells are present in the virtual queue. This condition is only fulfilled if 
the number o f  cells which can be routed to an output port (L) exceeds the buffer 
capacity (bo). In this case B =  E[(£)-&o)+ ] where Q is the number o f cells in the 
M /D/1 queue.
Gupta and Georganas [36] considered the more difficult case where L  < bQ. 
They found the joint distribution o f the number o f cells in the virtual queue (of 
cells at the head-of-linc position, requesting a given output) and the number of 
cells in the output buffer. This joint distribution was obtained by solution o f the 
appropriate balance equations. The maximum throughput could then be 
determined from a knowledge of the mean occupancy o f  the virtual queue. They 
found that, for bQ > 3, no appreciable increase in throughput was obtained by 
increasing L  beyond 4. Their results agree with those obtained by Bruzzi and 
Pattavina [37],
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3.5.3 Non-uniform loads.
Li [38] restricted his attention to square (N x N) switches with Bernoulli 
arrivals which route at most one cell to each output in each time slot, but 
generalised the model o f this situation to cater for a non-uniform distribution of  
requested destinations, and differing arrival rates at the various input ports.
The rate o f  arrivals at input port i is given by
X? =fin\
where
ts~lf r = N
and X is the system throughput.
The probability that a cell arriving at input port i is destined for output port k 
is given by t ^  where
N- 1 l .k=0
The output traffic intensity at port j  is denoted X°“'. In steady state, the vector 
o f  output traffic intensities is related to the vector o f input traffic intensities via the 
matrix o f  t/^'s as
r "  = r T .
Li modelled the head-of-queue contention process for output port it as a 
virtual queue described by
Ct '= ( C t - l ) + + V
He used a complex argument to show that A the arrival process at head-of- 
queue, is a Poisson process with parameter X™'. Thus the virtual queue can be 
modelled as an M /D/1 queue.
The waiting time in this virtual queue is equivalent to the contention time at 
the head o f  an input queue, conditioned on the choice o f  destination k. Li derived 
an expression for this quantity, assuming that service in the virtual queue is in 
random order. The random variable describing the contention time at the head of 
input queue / was thus given by
N- 15in   v -1 f nou t, -  2, hk^ k ■ k= 0
Hence Li obtained the input utilisation factor p;n = X"S,'n to be
83
Chapter Three: Performance Evaluation of ATM Swiiches
-in _  fin\p. = /  x y  AM
where X"' = / “ 'X and thus fout=p n f
The system was considered to be in saturation if one or more input queues 
were saturated. Hence saturation occurs as m ax(p |")-»l. Li found the input port 
which saturates first by finding the value o f i which maximises p''1 at an arbitrary 
value o f X . Li equated the value o f p |^ ,x to unity, and solved for X . This gave the 
maximum throughput o f the system with the pattern o f  non-uniform traffic 
dictated by the f'kn and t^  values.
He showed that the assumptions on which this derivation is based are invalid 
if  N  is small, or if  the traffic imbalance is such that the arrivals at an output port 
come predominantly from a few input ports, so that Aj, cannot be assumed to be 
Poisson. He presented an iterative procedure for refining the estimate o f the 
maximum throughput to take account o f these imperfections o f his analytical 
model.
It was found that the achievable throughput varies considerably with the 
pattern o f traffic imbalance. One pattern evaluated by Li resulted in a maximum 
throughput o f just 9%. His model could be extended to the case where multiple 
cells can be served in each time slot.
3.6 Queuing analysis of input-queuing switches.
3.6.1 Homogeneous traffic.
Karol et at. [13] assumed that a Geo/G/1 queue could be used to model the 
input buffer. Their model of arrivals assumed a geometric interarrival time, with a 
uniform distribution o f destination addresses. The input queues were assumed to 
be independent, which is a valid assumption if cells arrive independently on each 
input line, and if  the number o f  inputs and outputs is large, so that waiting times at 
the head o f queue position are uncorrelated from input queue to input queue. They 
also implicitly assumed that access to output ports is fair, so that no input queue is 
more likely than any other to have its head o f queue cell win contention. This 
means that the distribution o f waiting times at the head o f queue position is the 
same for all queues.
The service time distribution in the Geo/G/1 queue is the distribution of 
waiting times at the head o f queue position, assuming random selection among 
cells contending for the same output. Karol et al. argued that the rate of arrival of 
cells with a given destination at the heads o f input queues becomes a Poisson
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process as the number o f inputs approaches infinity. Thus, the waiting time at the 
heads o f input queues can be represented as the delay distribution o f  a (virtual) 
discrete-time M/D/1 queue, with service in random order.
Karol et al. presented a numerical method for calculating the first and second 
moments E[G] and E [C2 ] of this latter queue. Hence the mean sojourn time in the 
input queue can be calculated, using the appropriate formula for the Geo/G/1 
queue, as
2(1 - J i i C D  [ 1
where X is the arrival rate o f  cells at the input ports.
Hui and Arthurs [2] assumed that the probability that a cell in the head-of- 
queue position wins contention in any one time slot is fixed, for a given cell arrival 
rate, at the heads o f queues. Accordingly, they modelled the input buffer as a 
Geo/Geo/1 queue. The service rate o f  this queue remained to be determined. The 
service rate was calculated using the observation that, in the steady state, the mean 
time between arrivals to the buffer equals the mean service time, plus the mean 
time between arrivals at the head-of-queue p ositioa  Thus
1 1 1 ,
  H + 1x  H p
where X is the cell arrival rate, p. is the service rate, and p  is the probability 
that a new cell arrives at the head-of-queue position in each time slot, given that 
the queue was empty, or that the head-of-queue cell was served, in the previous 
time s lo t
Hui and Arthurs had already derived an expression relating p  and X , in 
performing their saturation analysis. It follow ed that
2(1- X )
M 2 - X  '
Hence, the mean sojourn time was (using the appropriate formula for a 
G eo/G eo/1 queue)
( 2 - W z i l .
>.! - 4 X  + 2
The assumption o f a geometric service time has been checked by simulation. 
The value o f
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has been compared in Fig. 3.2  to the corresponding result o f  a simulation o f  a 
100 x 100 switch. A good match can be seen between the two curves, indicating 
that the first and second moments o f  the service time for a switch with a finite, but 
large, number o f  inputs must correspond closely to those o f the geometric service 
distribution associated with a switch with an infinite number o f  inputs.
in
o
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QJe
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'QJ□
Load
Fig. 32 :  Verification o f  geometrically distributed H O L  time.
Bruzzi and Pattavina [37] modeDed a switch with both input and output 
buffers. The output buffer size was òq and L  cells could be forwarded through the 
switch fabric to the output buffer in every time slot. The incoming traffic was 
homogeneous. They found the joint distribution P (ij)  o f  the number o f  cells in the 
virtual queue o f cells in the head o f  line position (0  and the number o f  cells in the 
output buffer (/), in a manner similar to that o f Gupta and Georganas [36]. They 
then found the distribution o f the input buffer occupancy as follows.
The input queue could be modelled as an M /G /l queue, where the service 
time is the waiting time in the head-of-line position. The first and second moments 
o f this waiting time must be found in order to determine the mean delay in the
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input buffer. It was implicitly assumed that a cell could not be forwarded to an 
output buffer until all head-of-line cells requesting the same output, and which 
arrived in previous time slots, had been forwarded to the output side o f  the switch. 
It follows that the waiting time in the virtual queue o f  head-of-line cells is a 
deterministic function o f  the number o f  cells preceding a cell in the virtual queue 
when it reaches the head-of-line position and o f the number o f  cells in the output 
buffer.
The probability o f  waiting k  time slots in the virtual queue could then be 
found by an appropriate summation over the number o f arrivals in the head-of-line 
position in the same time slot (given by a Poisson distribution in accordance with 
the argument presented in [13]) and the joint distribution P(ij).  The mean waiting 
time in the input buffer could then be found, using the appropriate formula for an 
M /G /l queue.
3.6.2 Non-uniform traffic.
Li [38] has shown that the waiting time (contention time) in the virtual queue 
of cells at the heads o f  input queues contending for a given output has a phase- 
type distribution, under the following assumptions:
i. The arrival process at each input port is a Bernoulli process.
ii. The arrival rates can vary between input ports.
iii. The distribution o f  destinations for cells arriving at an input port is non- 
uniform.
iv. The number o f  inputs equals the number o f outputs.
v. The switch size is large.
vi. The non-uniformity o f  switch traffic is not such that it is predominantly 
from a few input ports.
vii.Contending cells are served in random order.
viii. At m ost M ( M >  1) cells can be routed to each output in one tim e-slot
ix. Queue sizes can be finite or infinite.
Li obtained this result by considering the evolution o f the Markov chain 
describing the contention process for a single output. It followed that the input 
queues could be modelled as Geo/PH/1 queues. Li used matrix methods to 
calculate values for the first and second moments o f  the contention time 
distribution, and hence obtained an expression for the mean waiting time in each 
input queue. He used a matrix method, adapted from that used by Neuts [39] in 
the analysis o f  the M/PH/1 queue, to calculate the distribution o f the queue size.
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3.7 Fairness in Batcher-banyan switches.
3.7.1 Implementing fair access in Batcher-banyan switches.
The models o f  input-queuing switches considered in sections 3.5 and 3.6 
assume fair access to the output ports from every input port o f the switch. In fact, 
a Batcher-banyan switch, as described in [2], provides unfair access, in that, given 
a number o f  head-of-line cells contending for a given output port, the cell from the 
low est numbered input port will always win contention. This is referred to as low- 
end precedence.
The cause o f  this effect is the operation o f the sort elements in the Batcher 
sorter, which, if  they receive two cells with the same routing tag, will always route 
the upper input to the upper output, and the lower input to the lower output 
Hence, the sorted output sorts cells with the same routing tag based on low-end 
precedence.
One solution to this difficulty is to design the sort elements to choose one cell 
at random to be routed to the upper output when cells with equal routing tags are 
received. This adds considerably to the com plexity o f the sort elem ent An 
alternative is to allow the sort elements to continue sorting on the basis o f  the data 
following the routing tag. If this has a random distribution, no low-end precedence 
w ill be observed. This solution is not appropriate in ATM networks, since the data 
immediately following the routing tag will be the VPI/VCI field o f  the header. 
H ence, a spurious priority level will be attached to cells based on their virtual path 
and virtual channel identifiers.
Pattavina [40] has suggested a number o f  hardware mechanisms to counter 
this difficulty. The sort elements can be modified to change the direction o f  sorting 
in alternate tim e slots. Hence the sorter switches between low-end and high-end 
precedence. This is referred to as alternating precedence. Another approach he 
suggested was the use o f a rotator network preceding the sorter, which cyclically 
shifts the data so that, in one time slot, the cell at input port zero has the highest 
precedence, in the next time slot the cell at input port one has the highest 
precedence, and so forth. This could be achieved with a network with the topology 
o f an S-banyan, so that n.2n'^  switch elements would be required, for a switch 
with 2n inputs. This is referred to as cyclic precedence.
The rotator network is controlled by a binaiy counter. If this is replaced by a 
shift register generating a random sequence, random precedence will result. In 
other words, a rigid precedence will be observed in every time slot, but the port 
with the highest precedence will be chosen at random in each time slot. The shift 
register sequence will, in practice, generate a pseudorandom sequence, but this 
should suffice in this application.
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Random access will be desirable in situations where a significant proportion 
o f incoming traffic is periodic. Such traffic will experience a possible correlation 
between the state o f  the rotator network and the arrival times o f cells. True 
random access would require replacement o f the rotator with a network capable of 
arbitrary permutations o f  its inputs.
An alternative to using a rotator network to implement cyclic or random 
precedence is to speed up the switch fabric, and to append a priority field after the 
routing tag, before submitting cells to the sorter. In this case, a counter (or 
pseudorandom sequence generator) will have to be provided at each input port of 
the switch. This could allow a very close approximation to true random access to 
be obtained, i f  each pseudorandom sequence generator was initialised 
appropriately.
The performance o f  these various precedence schemes shall now be assessed 
by simulation.
3.7.2 Homogeneous traffic.
The simulation m odel is o f  a 100 x 100 switch, with Bernoulli traffic arriving 
at the inputs, uniformly distributed across the outputs. The input buffers were 
assumed to have infinite capacity. The mean number o f  time slots by which a cell 
is delayed in the input buffer is shown in Fig. 3.3, in the case o f  low-end 
precedence. The three-dimensional plot has been truncated at a delay o f  15 time 
slots, in order to obtain a satisfactory plot o f  the region below saturation. It can be 
seen that the throughput varies from 100% at one side o f the switch, to about 42% 
at the other side. O bviously such a switch would be unsatisfactory in ATM  
applications.
The performance in the cases o f alternating precedence and cyclic precedence 
are shown in Figs. 3.4 and 3.5 respectively. The performance with alternating 
precedence displays considerable unfairness, but the cyclic precedence appears to 
offer com pletely fair access to the output ports. The slight asymmetry in the three- 
dimensional plot in Fig. 3.5 is an artifact o f the plotting algorithm, associated with 
the resolution o f  the plot. The two-dimensional plot confirms that the difference in 
performance between the various input buffers is negligible.
These results confirm and extend those obtained by Pattavina [40] in the case 
o f  a switch with 256 inputs.
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Fig. 3J: Delay performance with low-end precedence.
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Fig. 3.4: Delay performance with alternating precedence.
91
Chapter Three: Performance Evaluation of ATM Switches
0 .0  0 .2  0 .4  0 .6  0 .8  1.0
Throughput
Fig. 3.5 : Delay for cyclic precedence.
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The performance with random precedence and random access is shown in 
Figs. 3 .6  and 3.7 respectively. The delay curves obtained for these two cases are 
identical. A comparison o f  these results to those presented in Fig. 3.5 indicate that 
the mean delay is slightly greater in the latter case. This may be attributed to the 
fact that a cell reaching the head-of-line position at an input port with a low  value 
o f precedence continues to receive a low level o f  precedence in the next time slot, 
for the cyclic algorithm, whereas, for the other two algorithms, the precedence 
level in the next time slot w ill be independent o f  that in the current time slo t
Random precedence is the preferred choice, because its implementation is 
only slightly more complex than cyclic precedence, and because its performance is 
expected to be superior in the presence o f periodic traffic. True random access is 
much more complex to im plem ent
The performance o f the switch may be improved through the use o f dynamic 
priority. A priority field is appended to the routing tag, and the priority level is 
incremented after every time slot in which a cell loses contention This ensures that 
cells newly arrived at the head-of-line position cannot win contention over cells 
which arrived in previous time slots. The effect o f  dynamic priority is illustrated in 
Figs. 3.8 through 3.11.
The worst-case throughput in the case o f low-end precedence is increased to 
about 48%, but access is still unfair. However, the performance in the case of 
alternating priority shows very little variation among input ports. Hence, the use o f  
alternating priority in conjunction with a dynamic priority scheme may be a viable 
strategy for ensuring fairness o f  access. However, this strategy may not be 
successful with very large switches.
The differences in the delay performance observed when using cyclic or 
random precedence are negligible when dynamic priorities are used. There is also 
a marginal reduction in the mean delay, as compared with the results in Figs. 3.6 
and 3.7.
3.7.3 Bursty Traffic.
The performance degrades significantly if there is a correlation between 
arrivals in successive time slots. Simulations were performed for the case where 
cells arrived in bursts with geometrically distributed burst lengths, and 
geometrically distributed silences. All the cells in a burst request the same 
destination, and there are no empty time slots during a burst
The delay in the input buffer in the absence of dynamic priority is shown in 
Figs. 3.12 through 3.15, for two values o f mean burst length, and for fair and 
unfair access. The corresponding results when dynamic priority is employed are 
shown in Figs. 3.16 through 3.19.
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Fig. 3.6: Performance with random precedence.
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Fig. 3.7: Performance with random access.
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Fig. 3.8 : Delay performance with low-end precedence and dynamic priority.
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Fig. 3.9: Delay performance with alternating precedence and dynamic priority.
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Fig. 3.10: Delay performance with cyclic precedence and dynamic priority.
Throughput
Fig. 3.11: Delay performance with random precedence and dynamic priority.
It is apparent that satisfactory performance cannot be obtained in the 
presence o f such bursty sources, even for moderate switch loads. Hence, the call 
admission control process should reject such sources. It is interesting to note that 
access is almost fair, with low-end precedence, when dynamic priority is used  
Evidently, the duration o f each cell at the head-of-line position is typically so long 
that the delay is predominantly attributable to cells which arrived in previous time 
slots, and not to cells which arrived in the same time slot, whose relative position 
in the virtual queue o f head-of-line cells is a function o f their input port number.
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Throughput
Fig. 3.12: Delay performance with low-end precedence and mean burst lengths of five.
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Fig. 3.13: Delay performance with low-end precedence and mean burst lengths of ten.
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Fig. 3.14: Delay performance with random precedence and mean burst lengths o f  five.
Fig. 3.15: Delay performance with random precedence and mean burst lengths of ten.
101
Chapter Three: Performance Evaluation of ATM Switch«
Fig. 3.16: Delay performance with low-end precedence, dynamic priority and mean burst
lengths o f five.
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Throughput
Fig. 3.17: Delay performance with low-end precedence, dynamic priority and mean burst
lengths o f ten.
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Throughput
Fig. 3.18: Delay performance with random precedence, dynamic priority and mean burst
lengths of five.
Throughput
Fig. 3.19: Delay performance with random precedence, dynamic priority and mean burst
lengths of ten.
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4. EQUIVALENCE AND BLOCKING IN ATM SWITCHES.
4.1 Equivalence in binary self-routing networks.
4.1.1 Establishing topological equivalence.
Two binary self-routing networks (A and B) are said to be topologically 
equivalent if  a re-ordering o f  the switch elements in each stage o f  network A, and a 
re-ordering o f its inputs and outputs, can transform it into network B [1]. Three 
stronger forms o f  equivalence are introduced here. If no re-ordering o f  the input 
lines is required, the networks are said to be input-equivalent If no re-ordering of  
the output lines is required, the networks are said to be output-equivalent If the 
networks are both input- and output-equivalent they are said to be exactly 
equivalent It w ill be established in Section 4 .3.5 that only if  two networks are 
exactly equivalent are their blocking properties identical.
Wu and Feng [1] established the topological equivalence o f  a variety of 
binary self-routing networks. They presented the appropriate re-ordering scheme 
for each network to show that it was equivalent to the baseline network. No 
method was described for arriving at the appropriate scheme. A  systematic 
technique shall be developed here for establishing the topological equivalence of 
two arbitrary binary self-routing networks.
Suppose it is necessary to renumber the switch elements o f  stage k  of 
network A, in order to transform it into network B. The renumbering is such that 
the y'-th switch element in stage k  is moved to the position o f  the r-th switch 
elem ent where r = Tj^j). I f  the link permutations in both networks are binary link 
permutations, as defined in Chapter Tw o, then the transformation Tk  will also be 
such a permutation. The re-ordering o f  the switch elements is equivalent to 
preceding the stage by a link permutation 7^, and follow ing it by a link 
permutation The permutation must be such that the least significant bit of 
the link number is unaffected by the permutation. This ensures that two links 
which terminated on the same switch element in network A  continue to do so in 
network B.
Network A  is shown in Fig. 4 .1 . This is identical, apart from the re­
numbering o f switch elements, to the network in Fig. 4.2. In this new network, 
stages k and k - 1 are connected by a link permutation defined by
( T t y 1 L P i  r f t .
If this network is identical to network B (apart from a possible re-ordering of 
the inputs or outputs), it follow s that
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LPk = ( T iBy l LPt T f t  , 0 <k<n.
Thus, networks A and B may be shown to be topologically equivalent if  
suitable transformations T t f  (1 ^ k < n) can be found to ensure the above. None 
o f these transformations can affect the least significant bit o f  the link number.
n stage n-1 stage n-2 stage n-3
)n]»t 2 -1
0 n
output 2 ■ 1
—
t = : : = U =
______
= t i : : : = [
—
1 =  : = [
------
: : = [
— J = =  : = [
input 0
:=0=
! I
I I
■ I
I 1
I I
output 0
link link link link Unk
permutation permutation permutation permutation permutation
n n-1 n-2 n-3 0
LPÎ l p a ,n-1 l p a9n-2 lpL
Fig. 4.1: Self-routing network A.
Suppose network A is preceded by a link permutation, T f f ,  and followed by a 
link permutation T™- T*ien the network in Fig. 4 .2  may be redrawn as shown in 
Fig. 4.3. The network in Fig. 4.3 is identical to network B if
LPBn = T i f  LPAn 7*2?,,
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and
LPBo = ( T ^ Y l LPq t %  .
If T f f  =  ST  networks A  and B are input-equivalent If T ^  =  ST  networks A  
and B are output-equivalent
I I i I 1 1
A i \-1 „ A  B 
n-2T ' , y  t  
L t i
L P
Fig. 4.2: Network A with re-numbered switch elements.
The transformations obey the recurrence relationship
T f  = L P i T f t  (LP?)"1 .
It may be shown by induction that
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T i B = (L P i  L P t i  -  U>\) T£* ( L P \ L P U  L P f)" '.
1 £  k < n,
i.e., defining the transformation
Uk -  LPt LPk-i ... LPu
then
T ^  = U i  T tB { u By l ,
1 <  k < n .
Thus T tB depends on U i  and U B (which are determined by the nature of 
networks A and B) and on To8-
Attention is restricted in the following to that class o f  link permutations 
referred to in Chapter Two as binary link permutations, i.e., those link 
permutations which are equivalent to a permutation o f the binary address o f  the 
links.
The transformation To* may not be freely chosen. It must be chosen such 
that links which terminated on a common switch element in network A also do so 
in the transformed network o f Fig. 4 .3 . Expressing this requirement 
mathematically, if
T f{ 2 d )  =  2b+e
then
r$ * (2 fl+ l)=  2b + e ,
where e is 0  or 1 and ? = l- e .  Note that 2a  and 2a+\ differ only in a single bit 
(the least significant bit). Since T$* is a binary link permutation, it follows that 
To*(2a) and ToB(2a+\) can also differ only in a single b it  It may be concluded 
that this must be the least significant bit, and that e  = 0. I f  T$B is defined by
bo s » V >  
>¿«1)
b ^ - ^ b . T(n-l)
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where t ( ) permutes the integers 0 through n -1, the requirement may be stated
x(0) =  0.
The function zero(ToB) o f  the link permutation To8 is defined as
zero (To6) = k<^>b0 — > bk .
Hence z e r o (T ^ )  = k  only if  bit zero o f  x  becom es bit k o f  T ^ ( x ) .  The zero( ) 
function may equivalently be defined as
zero(;Tofi) =  t(0 ).
It follow s that the requirement on To6 may be compactly stated as
zero ( T f )  = 0  .
Otherwise the transformation T kB would not represent a re-ordering o f  the 
switch elements in stage k o f  the switch, since links which terminated on the same 
switch element in network A would not do so in network B.
Note, for example, that
zero (Sn) =  n- 1
and that
zero (PSn) = 1 .
For equivalence to be established, it is  necessary that
zero ( T t 6) -  0,
i.e., that
zero(Uf T f  ( u BkT ')  =  0.
Suppose
zero (U\f ) =  C//A
and
zero (U B) = C /P  .
Hence it is required that T ^  should m ove the bit in position CjA  to position
CkB •
Thus Tfi8 is specified by
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b 0  - »  b 0
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be ¡a —» b cp  , 1 < k <  n .
If this describes a transformation which is one-to-one and onto, the two 
networks are topologically equivalent
T
AB
in 1 n-1
l p :
( T f y  T 
L P ?
AB
out
l p;B
Fig. 4 J :  A network corresponding to network B.
TfnB and T ^ ,  may be found (from Fig. 4.2) using the expressions
0T i B)~l = LPAn 7 " ,  ( l p bJ 1
and
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T™ = {LPt)~' T ?  LP* •
If T {f  *  S T  then network A must be preceded by a link permutation T f f  in 
order to make it input-equivalent to network B. Alternatively network B could be 
made input-equivalent to network A by preceding it by a link permutation (T f f )~ l . 
If To,?, *  ST  network A  must be followed by a link permutation T ^ ,  to make it 
output-equivalent to network B or network B must be followed by a link 
permutation (T^ ,)~ l to make it output-equivalent to network A.
The nature o f the equivalence between a number o f  well-known networks will 
now be established.
4.1.2 The equivalence between the S-banyan and the omega 
network.
Suppose network A is the S-banyan. Thus
LPAn =  PSn,
LP$= ST,
and
LPt = Sk + 1, 0  < k <  n- 1 .
Network B is the om ega network. Thus
LPbq = ST
and
U > l= P Sn , 0  < k <  n .
Hence
i/ i4 = S 2,
U* = S3S 2 = 
and, since S^+ i/P S^  =  ¡PSfc+i, and by induction,
U{ = IPSk+1 .
Thus
zero ( U t )  -  k .
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Also
U\ -  PSn, 
u ! = ( P s n)2,
and clearly
U Bk = (PSnA
so that
zero ( U t )  = k .
Thus To8 is defined by
b 0 —> ba 
bk bk' l ^ k  < n .
Hence
T f  = S T .
It follows that the re-ordering o f switch elements in stage k  is dictated by
T t ‘ = u i  r," ( v ; y '
= ¡P S M ( I P S „ ) t .
Thus
t & = u U  t ?  { u h T 1 
= lPSn .S T .[ ( P S n) n - ' ] 'h
but
(PSn)" - '  = IPSn 
=> T % = I P S n . S T . P S n 
= ST.
Hence
(T ff)~ l =  LPAn r if ,  ( l p * Y x 
= PSn . ST  XPSnY l 
= ST.
GiapterFoun Equivalence and Blocking in ATM Switchei
Also
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T %  = (LP$)~X t $b l p b0 
= (57)'1 . S T .  ST  
= ST.
Thus the S-banyan is exactly equivalent to the omega network, as shown in 
Fig. 4.4.
Fig. 4.4: Equivalence o f the S-banyan and omega networks.
4.1.3 The equivalence between the S-banyan and the baseline 
network.
In this case the baseline network (network B) is defined by:
LPb = 57,
LPBo = ST,
and
LPb = IPSfo  j ,  0 < k < n .
Thus
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U ?= IP S2
and
i/ f = IPS3 IPS2 = * 3, 
where R n is a bit reversal o f  the n least significant bits o f  the link number. 
It is found by induction that
u i  = **+ 1 .
since
Rk+ 1 = ip sk+l Rk-
Thus
Hence
and
In particular.
Hence
and
zero  ( [ /£ )  =  k.
To* = ST
T f  = U Ak T$* (£/?)"' 
= IP S k + \S T .Rk + l-
T &  = U U  T$* ( i/t - ,)
= ¡psn.r r jtn
= IPSf t^n.
-1
{T ff)~ l = LPÎ T %  (¿PU)
= PSn IPSn R n.ST
-  Rit>
T%  = (LP$)~l r f  L P l
= ST.ST.ST  
= ST.
1 1 6
-1
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Thus the S-banyan and the baseline network are output-equivalent, but are 
not input-equivalent. This can be seen clearly in Fig. 4.5.
Fig. 4.5: Equivalence of S-banyan and baseline networks.
4.1.4 The equivalence between the S-banyan and the inverse 
S-banyan.
Suppose network A is the S-banyan.
Thus
LPAn = PSn,
LP$=ST,
and
U *k= sk+ 1 ’ ° < * < « -  
Network B, the inverse S-banyan, is thus defined by
LPg = IPSn.
LPn = ST,
and
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LPl = Sn.k + 1, 0  < k < n .
It has already been established that
U i = I P S k + l .
Thus
zero (U *) =  k .
The expression for U * can be easily found. By definition
U* =  s n-k+ ls n-k+2— s n
= (^2......Sn.k)~^(S2 S n_k) (Sn-k + l S n.k +2-■ --Sfi)
= (s 2  s n -k )'l (s 2  s n>
= (Sn-i(Sn.k_\...S2 ) (Sn 52) ^
but it has already been established that
s k  s 2 =  ,P Sk
=> U Bk = I P S n.k PSn .
Hence
z e r o iu l ) =  n-k .
Thus To6 is defined by
b0 —> b0,
bk -> bn_k , 0< k< n.
Hence a bit reversal is performed on all but the least significant bit by
i.e.,
« *  = w
It follow s that
T t B = U i T $ B(UBky l 
= IPSk + l Rn PSn (!PSn_k PSny '
= IPSk + 1 R n PSn IPSn PSn.k  
= lPSk + 1 R n PSn_k  .
In particular
Tabo *
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t ^ = u U t ^ ( u U)~x
= IPSn Rn PSn IPSn = IPSnRn
So
(TffY 1 = LPAnT ^ {L P BJ l 
= PSn IPSn Rn ST
= Rn
=> T t? = R n.
In addition,
T% = {LPo)~] To8 LPq 
= ST Rn PSn IPSn 
= R n.
Fig. 4.6: Equivalence of the S-banyan network and its inverse.
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This equivalence is shown in Fig. 4.6. Packets are routed to output addresses 
in the inverse S-banyan, which are the bit-reversal o f the corresponding outputs of 
the S-banyan. This may be corrected for by the simple expedient of presenting the 
addresses to the switch in bit-reversed order, least significant bit first
4.1.5 Exact equivalence of the baseline and inverse baseline 
networks.
The baseline and inverse baseline networks are exactly equivalent. To see 
this, suppose that the inverse baseline is network A, and the baseline is network B.
By definition,
LPo = LP* =ST,
LPt = PSn_k+1 , 0<k<n ,
LPq = LPBn = ST,
and
LPf = lPSk+i , 0<k<n .
It was established in Section 4.1.3 that
Ut  = **+ l .
so that
zero (UBk) = k.
Evidently
U\ - PSn ,
and
U$=PSn_ i PSn.
It shall now be shown that
U i = Pn-kRn ■
The transformation U i  is defined by
UA - P$n-k+1  P$n ■
It can easily be established that
1 2 0
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PS2 P S $  — Rk ,
since
**+1 p sk = Rk ■
Thus
U i  = (*«-*) ' l Rn 
= R n_k  . Rn .
Therefore
zero (U i  ) = k 
=> Tq8 =  ST.
Furthermore
r f  = t/if r f  ( i/f) '1 
= */!-*
=> T % = R \ . R n . S T . R n = 57.
Hence
( r ,f ) - ‘ = LPAn 7 ^  (LP?)-1
= S T . S T . S T  = ST.
Also
T% = (LPi)'1
= 5 7  . S T  . S T  = 57.
Thus the exact equivalence of the two networks is established, and is 
demonstrated in Fig. 4.7.
4.1.6 The general case.
It can be seen, by generalising from the above examples, that the necessary
and sufficient condition for a network B to be topologically equivalent to the S-
banyan, given that all the link permutations in network B are binary link 
permutations, is that
zero (U$) * zero ((/*)
where
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k *  j ,
and
z e r o ( U Bk ) *  0, 
for 1 < j  < n and 1 < k < n.
Thus the set of values {A^ IAk = zero (uf), 1 ^ k < n} is a pemiutation of 
the set {1, 2, 3, n-1}. If a network is to be a binary self-routing network, the
graph o f possible connections downstream of a switching element must form a 
tree. This will not be the case for the switch elements in stage k, if zero (Uk ) = 0, 
since the two subtrees emanating from any switch element in stage k  will then 
intersect at stage 0. Similarly, if zero ((/*) = zero (Uj)  for k > j ,  the subtrees
from any switch element in stage k will intersect at stage j . Thus, it is required 
that
z e r o ( U k ) *  z e r o ( U j ) , k ±  j , 1 < k < n, 1< j  < n,
and
zero (U t ) *  0 , 1 < k  < n.
1 2 2
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It follow s that any self-routing network whose link permutations arc 
exclusively binary link permutations is equivalent to an S-banyaa
It may be shown that self-routing networks from a more general class, i.e., 
those which satisfy  the 'buddy property', are topologically equivalent to the S- 
banyan [2]. H owever, by restricting attention to networks containing only binary 
link permutations, a method has been found above which establishes the nature, as 
well as the existence, o f  the equivalence, allowing an input and/or an output link 
permutation to be added as appropriate, so as to obtain a network which is exactly 
equivalent to (for exam ple) an S-banyaa
4.2 Local addresses in binary self-routing networks. 
4.2.1 Definition of local address.
As a packet passes through a binary self-routing switch, the address o f  the 
switch element port at which it appears at each stage changes. The address o f  the 
switch element port at which a packet appears in stage k  o f  a binary self-routing 
network will be referred to as the packet's local address at stage k. At the output 
side o f the sw itch, the packet's local address equals the destination address, and at 
the input side o f  the switch, equals its source address. At intermediate stages, 
some bits o f  the local address depend on the source and others on the destination 
address.
4.2.2 Dependence on source address.
The operation o f  a binary self-routing network may be regarded as a sequence 
of transformations on the packet's local address. These transformations may be
represented by the link permutations LPn , LPn.\   LPq and by the operation
bo —» x, representing the operation o f each switch element, which can interchange 
adjacent packets. The operation of a switch element cannot be represented by a 
bijective transformation unless the state o f  the switch is known, since it transforms 
the local address o f  the packet into two possible addresses. The letter x  is used to 
represent any bivalent quantity, which may equal 0  or 1. Table 4.1 shows how the 
operation o f  a baseline network may be represented by such transformations.
In this table, (k)‘n represents the input side o f  stage k, and (k)out represents 
the output side o f  stage k. The jc's in the address are governed by the destination 
address. The bit bk is replaced by an x at the output o f  the stage where is 
shifted into the least significant bit position. The actual values which will be 
assigned to the jc’s  will depend on the switching rule used for each stage. Defining 
the function
tozero(T) = k <=> bk — — > b0
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it is apparent that bit bj is replaced by an x at the output o f  stage k, where
j  = tozero (F0
and
Fk ~ LPn LP/i-1 .... J^>k+1 • 0 -  k -  n'^ •
The value o f  tozero(T$ may be calculated in terms o f the zeroQ function and 
the transformation defined earlier, as follows.
stage local address
input bn-\bn- 2 .......bo
LPn I
bn-\bn- 2 .......bo
stage n- 1 4,
(n.l)OUt V 1 .......b \x
^ n - \ i
(n-2 )in x b n- 1 .......b \
stage n- 2  i
(n-2 )out xbn. i ..... box
IS  n- 2  L
(/i-3)/#I xxbn. \ ..... bo
etc. i
Table 4.1. Dependence of baseline network local address on source address.
Evidently
tozero (T) = zero (T~^).
Also, from the definitions o f the transformations Uk and F^, it is apparent
that
Fk Uk = Un
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where Un is as defined earlier, and where Uq is defined to be a ST 
transformation.
It follows that
j  = zero (Uk t V 1) .
Thus the bit in the source address which is replaced by an x in the local 
address at the output of stage k may readily be found if Uk and XJn are known. 
Defining the function
g(k) = tozero(F0 = zero (Uk Un~^),
it follows that bit g(k) of the source address is replaced by an x in the local 
address at the output of stage k.
The transformation Xk is defined as
Xk (Y) = {7, Z)
where Z differs from Y only in bit k,
or equivalently, expressing Y in binary notation,
x k(bn-l ............b0 ) = bn - \  bk+l x bk-\  b 0
where x = 0 or 1.
Thus the operation of a switching element is equivalent to an Xq( ) 
transformation.
The Xk ( )  transformation may be considered to be one-to-one if each bit in 
the address is regarded as having three possible values - 0 , 1 or x.
Using the above concepts, it may be shown that where the switching decision 
made at each stage of the switch is unknown, the local address A™'(Y) of a packet 
with input address Y, at the output side of stage k of the switch can be represented 
as
A r m  = Wk Fk (Y)
where
= ff**0>
and, at the input side of stage /t-1, the local address can be represented as
A-;,(Y) = Wk Fk_j (K).
Applying this formula to the baseline network, where, as has already been 
shown,
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t/jfc = Ri(+\, 0 < k < n ,
and
Un = R„.
it follows that
Fk = Vn Uk-'
-  Rn Rk+\ •
Hcnce
g(k) = rozero (Rn Rfr+i) = zm>(/?*+ j /?„) = «-*-1 .
Thus
w k ( b n.\
Also
Fk ( bn-1 .......... b0) ~ b0 ...........bn-k- 2 V l  • • • ■ ■ ■ bn-ic-i
Hence
* k  Fk (bn-1 • ........ b0) = x x .............x V l  •••■
and
w kFk - \ ( bn-\ .......... b0) = x x .............x bn. i . . .
Consequently
AT ( V i ­ -----b0) = x x .............x bn. i .......... ■ bn.kx
and
4 T ( V l - - -----bQ) = x x .............x bn_i ......... ■ bn-k■
These results are consistent with Table 4.1.
4.2.3 Dependence of local address on destination address.
The operation of a binary self-routing network may equally well be regarded 
as a method for transforming an unknown source address into the required 
destination address. A baseline network may be described, from this viewpoint, by 
the transformations in Table 4.2.
It is apparent that the unknown least significant bit of the address at the input 
side of stage k is transformed to bit dj of the output address by the switch element, 
where j  = zero (Uf, LPq) .
Define
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Uq = ST.
stage local address
output dn-ldn-2...... do
l p o T
(0)O«r dn-\dn-2...... do
stage 0 t
(0)'« dn-1 ...... d \x
LPi  t
d)OMr dn-\...... ¿ 2 ^ 1
stage 1 t
(I)1'* dn - \ ...... àfffx
etc. t
Table 42: Dependence of local address on output address for the baseline
network.
It may be shown that in general where the source address of a packet is
unknown, but the destination address is known (d n . \ ..................... d 0 ) ,  the local
address of the packet may be written as
A "  (d n_ i  d 0)
where
K  = ^ c / ^ P q ) '1
and where
= n x M;),j= 0
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and
■C -  Vk (V k + l  LP0)
Applying this to the baseline network, where
U/c ~ Rk+l - 0 < * < / j ,
and
LP0  = ST,
it follows that
h(k) = zeroiRfc+i ST) =
and thus
(dn- 1 ............. dQ) = dn_ \ ...........dk+l x .............x-
Since
( U k L P 0) - 1 = **+1
and
Rk + \(dn - \  do) = dn - \  dk+ 1 do  db
it follows that
K ( d n - \ .............do) ~ dn-1 ...........dk+\ x .............. x-
Similady
At+i (dn- 1  da) = dn- 1  dk+ 2  x .............x dk+ 1 •
These results are consistent with Table 4.2
4.2.4 Local address as a function of both source and 
destination addresses.
Combining these results, for the case where both the source address (bn.\
  b0) and destination address (dn. \ ..... d0) are known, yields the following
result for the local address of a packet at stage k.
At" ( bn- \ ...... bQ , dn_\.....d0) = WfcFfc ( bn. \ .......... b0)
+ Vk. l (Uk LP0)- '  (dn. h ...d0) 
where additions involving the quantity x are defined by
and
0 + * = 0
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1 +X = 1
and where
V.! = ST.
For example, in the case of the baseline network,
At"1* ( bn-l bQ , dn_i d0)= x.... x bn. \  bn-kx
+ dn- i  ¿1 + 1 x  jc dfc
= dn - \  dk+ 1 bn-1 ........bn-kdk
and
A'k ( bn - l   bo ’ dn- 1  do)~ x x  x bn- 1 .....  bn-k- 1
+ dn-1  dk+ l x  x
= dn - \  dk+l bn- 1  bn-k-\ •
Note that >4“ and A°ku' differ only in the least significant bit, as expected
4.2.5 The routing strategy in self-routing networks.
Note that the switching decision at stage k of the network determines bit h(k) 
of the destination address. Hence, if the routing decision at stage k of the network 
is made on the basis of the value of bit h(k) of the routing tag, then, as may easily 
be shown, the address of the output port to which the packet is routed will equal 
the routing tag address. Hence, since h(k) = k for the baseline network, this proves 
that packets are routed to the correct destination if the /t-th-bit is used to make the 
routing decision at stage k.
It will now be formally verified that, if two networks are output-equivalent, 
packets will be routed, by the same routing strategy, to the same output port in 
each network.
It is sufficient to prove, for the two output-equivalent netwoiks A and B, that
if
hi = zero (f/i LPtf),
and
hBk = zero W Bk LPB0) ,
then
hi = hB , 0 < k < n .
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The proof is straight-forward. Networks A and B are output-equivalent
but
i.e.,
Since
it follow s that
Therefore
<=> TA1  = ST
<=» LPo = T$B LPg ,
hi = zero (Ui L P t) ,
hi = zero (Ui To* LPo)
T f  = UiT$*(Ut)~l
Ui Tq* = Ti*U? •
hi = zero (Ti*U* LP* ) .
Since the networks are topologically equivalent, it follow s that
zero(Ti*) = 0
=> zero (Ti*U* LP*)
= zero (U* LP*)
= h*k
Thus
hi = h*k .
This com pletes the required proof.
4.2.6 Input equivalence and the p(ft) function.
It may also be shown that if
gi = zero (Ui(Ui)  ') ,
and
g* = zero(UBk(UBn)~l) ,
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then
gf = gf , 0 < k < n .
Consider the permutations 
and
G’k= U l(U Bj '  .
Input equivalence implies that
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where the two networks A and B are input-equivalent, i.e., where
Also
but
Since
LPB = LPAT ^
GAk=UAk{LPAnUU Y '
= Ut(LPBH{T % ylUU)~'
:u i ( u U Y l T%(LPBS l ,
t % = u U T ^ iu U Y '
G^ utTfiu^ y'iLPzy
=utT$B{ u * y ' .
T“>=ulT$B{u BkY ' ,
it follows that Gt may be rewritten as
G t  =  T ? U Bk { U B y 1
= T ?G Bk .
Since
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zero(Tf) = 0 ,
it follows that
zero(Gi) = zero{T^GBk) = zero(GBt ) ,
i.e.,
4.3. Blocking properties of binary self-routing networks.
4.3.1 Bernabei's condition.
The necessary and sufficient condition for two packets not to collide in a 
baseline network has been obtained by Bemabei et al. [3]. They considered a 
general case of the baseline network, where the switch elements are of size K by 
K. Their results for the case K = 2 will be considered here. The extension to 
larger switch element sizes is straightforward.
They introduced the concept of distance between input ports, which can be 
defined as follows.
Consider the tree formed from the set of paths available to a packet which 
enters the network from input port I\. Suppose this tree and the corresponding 
tree for input port 1 2  intersect at stage n-k-1 of the network (and at no higher 
numbered stage). It follows that, regardless of the destination of packets arriving 
at input ports I\ and /2, collisions between these packets cannot occur prior to 
stage n-k-l. Thus, no collisions between these packets can occur in stages n-\, n- 
2,... n-k , i.e., in the first k switch elements through which each packet passes. If a
collision does occur, it occurs at the output side of stage n-k-1. The distance
between input ports 1 \ and I2  is defined to be it or
din Wl * 2^) =  ^•
The distance between output ports is defined in an equivalent way. Suppose 
the two trees formed from the set of paths via which packets can arrive at output 
ports 0 1 and O2  intersect at stage k of the network (and at no lower numbered 
stage). It follows that no collisions can occur between packets which are to be 
routed to outputs 0 \ and 0 2 'n stages j -1 , j - 2  ,... (a total of j  stages) regardless 
of the input ports on which these packets arrived. If a collision does occur, it is at 
the input side of stage j. Thus the distance between outputs 0 \  and 0 2 ' s or
dout (^1  - ^ 2 ) = J ■
These two measures (of distance between input ports and between output 
ports) can be used to obtain a necessary and sufficient condition for the path from
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input port 1 1  to output port Oj, not to intersect with the path from input port 1 2  to 
output port 0 2.
Packets arriving on input ports I\ and I2  can only collide (if at all) at the 
output side of stage n-k-1 and subsequent stages. In other words, if the routes 
taken by the two packets share links, the shared link nearest to the input side of the 
switch will be in LP,¡.¿-i- Packets being routed to output ports Oj and 0 2  can 
only collide (if at all) at the input side of stage j  or earlier stages, i.e., if the routes 
to Ojand 0 2  share links, the shared link nearest to the output side of the switch 
will be in LPj+\. Thus no collision will occur if
j + 1 > n - k -1  ,
i.e., if
d i n  U l  • r 2 )  + d o u t  ( 0 1 , O 2)  Z  n - 1 .
This condition has been derived without reference to the topology of the 
baseline network, and is thus applicable to any binary self-routing network.
4.3.2 Collisions as a function of source address.
Two packets will collide at the output side of stage k if their local addresses 
match at stage k. This will occur, for source addresses I\ and ¡ 2  respectively, if
Wk Fk (/j) = Wk Fk (/2) .
In particular, those bits in the local address which depend on the source
address must match. Thus, writing I\ = bn. \  ¿0 and/2  = b'n. \ ...........
b'0, a necessary condition for a collision to occur at the output side of stage k is 
that
bg(j) = b'g(j) ' 0-  J<k-
If, in addition, bg(j  ^* b'g(k)' then the packets cannot collide at the output 
of stage jt+1, or any higher numbered stage. These results are summarised in 
Table 4.3.
4.3.3 Collisions as a function of the destination address.
Two packets will collide at the input side of a stage k, for destination 
addresses O \ and 0 2  respectively, if
Vk (Uk LP0) - 1 (Oj) = Vk (Uk LP0)- l  (02).
Writing 0 1 = dn. j  d0  and 0 2 = d'n. \ ............. d '0  , a necessary
condition for such a collision is that
d h ( j )  =  d 'h ( J )  • k < j < n  ■
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collision 
occurs at 
output 
side o f 
stage
distance
between
inputs
bits in source 
addresses which need 
not match
bit in source 
addresses 
which must 
not match
bits in source 
addresses which 
must match
n-1 0 - bg(n-1) bg(n-2) ....bg( 0)
n- 2 1 bg(n-\) bg(n- 2 ) bg(n-3)....bg( 0)
• • • • •
• • • • •
n-k k-l bg(n-1).... bg(n-k+1) bg(n-k) bg(n-k-l)’- ' bg(0 )
• • • • •
• • • • •
0 n-1 bg(n-1).... bg( 1) bg(P) -
Table 4.3: C onditions on source address for collisions to occur at each stage.
collision 
occurs at 
input side 
o f stage
distance
between
outputs
bits in 
destination 
addresses which  
need not match
bit in 
destination 
addresses 
which must 
not match
bits in destination 
addresses which  
must match
0 0 - dh(0) dh( 1)..... dh(n-l)
1 1 dh( 0) dh( 1) dh(2)..... dh(n-1)
• • • • •
• • • • •
k k-l dh(0)’- ’dh (k -l) dh(k) dh (k+ l) ..... dh(n-l)
• • • • •
• • • • •
n- 1 n- 1 dh( 0 ) .....dh(n-2) dh(n-l) -
Table 4.4: C onditions on destination address for a collision to occur.
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If, in addition, * d’h(k)' the packets cannot collide at the input
side of stage k-1, or any lower-numbered stage. Table 4.4 is a summary of these 
results.
4.3.4 Calculation of the distance function.
Bamabei et al. [3] described a method for readily computing din(I\ , 12)  and 
dout(0 \  - <52) f°r the baseline network. A function is now introduced which 
implements their method.
The function match (x , y) is defined as follows. Suppose x = bn.\b n _ 2 .....
b0  and y = an_\an . 2  a0  ■ Suppose further that
bj = aj, j >  k + 1 ,
and
bk * ak-
It follows that
match (x ,y )~  k .
The definition of the distance function given by Bemabei et al. [3] for the 
baseline network may be written using this function definition as
din (1 1 , 1 2 ) = match (/ j , /2)
and
dout (Pi ’ ° 2 ) = match ( ° l  • ° 2 > •
Bemabei et al. [3] did not provide a proof of this result, which may be easily 
established in the case of the baseline network. A general technique for the 
calculation of and dout for any binary self-routing network may be readily 
determined from Tables 4.3 and 4.4, by evaluating g(k) and h(k) for the given 
network.
Consider the case of the baseline network. It has already been shown that
Uk =  Rm  , 0 < k < n .
Also
U,1 = LPn Un_ 1 = STJtn -  Rn .
Hence
g(k) = zero (fy+j Rn) = n-k-l ,
and so
135
Chapter Four. Equivalence and Blocking in ATM Switch«
bg(n-k) = bk-1 •
Substituting this finding into Table 4.3 yields the results in Table 4.5.
collision 
occurs at 
output 
side of 
stage
distance
between
inputs
bits in source 
addresses which 
need not match
bit in source 
addresses 
which must 
not match
bits in source 
addresses which 
must match
n- 1 0 - hO b\ ....bn-1
n- 2 1
b 0 b l b 2 ....bn- 1
• • • • •
• • • • •
n-k k- 1 b 0 .... bk- 2 bk- 1 bk’—’bn-\
• • • • •
• • • • •
0 n- 1 b0 ’--’bn- 2 V  i -
Table 4.5: Conditions on the source address for collisions to occur in the
baseline network.
This table is consistent with the definition of (/j , given by Bemabei 
et al. [3] for the baseline network.
The value of h(k) for the baseline network is also easily obtained. It has 
already been found that zero (U )^ = k and that LPq = ST. Thus h(k) -  k.
Consequendy, Table 4.4 may be replaced by Table 4.6, in the case of the 
baseline network.
Once again the result is consistent with the definition presented by Bemabei et 
al. [3].
The formula for calculating distance is not the same for all binary self-routing 
networks. Consider the tables for the S-banyan network. The values of h(k) and 
g(k) for the S-banyan network are found below.
By definition
h(k) = zero (U^LPq) ,
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collision 
occurs at 
output 
side of 
stage
distance
between
outputs
bits in 
destination 
addresses which 
need not match
bitin 
destination 
addresses 
which must 
not match
bits in destination 
addresses which 
must match
0 0 - ^0 dh ...,dn_i
1 1 d \ d2 ,.:,dn-1
• • • • •
• • • • •
k k-l ¿0.....dk_2 dk-1 dk,...,dn_ i
• • • • •
• • • • •
n-1 «-1 dQ,...,dn - 2 dn-1 -
Table 4.6: Influence of destination address on the occurrence of collisions in
the baseline network.
but
LPq = ST.
Therefore
h(k) = zero (U0  ,
and since
Ufo = IPS/C+ j , 1 < k < n ,
it follows that
h(k) = k.
Also
g(k) = zero (Uk t V 1)
but
Un = LPn UnA = PSn IPSn = ST.
Hence
g(k) = zero (U )^ = k.
Hence the data in Tables 4.7 and 4.8 are obtained.
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collision  
occurs at 
output 
side o f  
stage
distance
between
inputs
bits in source 
addresses which 
need not match
bit in source 
addresses 
which must 
not match
bits in source 
addresses which 
must match
«-I 0 - V 1 K - 2 ..... b0
tt-2 1 V  i V  2 bn-3..... *0
• • • • •
• • • • •
n-k k- 1 bn-\,~ -,bn-k+\ bn-k bn-k- 1..... ^0
• • • • •
• • • • •
0 n- 1 V  i ..... b i b0 -
Table 4.7: Conditions on the input address for collisions to occur in the S
banyan.
collision 
occurs at 
output 
side of 
stage
distance
between
outputs
bits in 
destination 
addresses which 
need not match
bit in 
destination 
addresses 
which must 
not match
bits in destination 
addresses which 
must match
0 0 - d\,—,dn.\
1 1 <k) d\ d 2 ....dn. i
• • • • •
• • • • •
k k-\ <h.... dk- 2 dk-\ dk,—,df,.i
• • • • •
• • • • •
n- 1 n- 1 dQ,...,dn _ 2 dn- 1 -
Table 4.8: Conditions on the destination address for collisions to occur in the
S-banyan.
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Comparison of these results to those for the baseline network indicates that 
the distance between two outputs is the same in the S-banyan as in the baseline 
network. However, a permutation must be performed on the input addresses 
before the input distance can be calculated using the match(x, y) function. 
Specifically, a bit reversal must be performed on the input port addresses.
Calculation of the distance function by this method is tedious. A more elegant 
method of obtaining the distance functions is described in Section 4.3.5.
4.3.5 Blocking and equivalence.
A systematic procedure for determining the bit permutation which must be 
performed on the input or output port addresses for a given binary self-routing 
network, prior to application of the formula developed by Bemabei et al. [3], for 
the calculation of input and output distances, will now be described.
The procedure is to test for exact equivalence between the baseline network 
(network A) and the network of interest (network B), by determining Tt? and T^r 
The two networks shown in Fig. 4.8 are then exactly equivalent
Fig. 4.8: Blocking and equivalence.
Thus, applying the transformation Tff to input addresses of network B 
provides the corresponding input addresses for the baseline network. Applying the 
transformation (T^,)~ to the output addresses of network B similarly results in 
the corresponding output addresses for the baseline network. Hence the two 
distance functions may be calculated for network B as
din (/j , I2) = match ( j { f  V \ ) ,T“  (/2))
and
4out (01 • 0 2 ) = match ((T% Y\O 0  , K ) _1(02 )) ■
For example, if network B is an S-banyan, then T-f -  Rn and T*f, = ST.
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Hence,
din ( / i  , I d  = match (Rn ( / , ) ,  Rn ( / ^
and
dout ( ° l  • ° 2 )  =  match ( O i .O ? ) .
These formulae produce results identical to those obtained by calculating h(k) 
and g(k) for the S-banyan network. They also show that the blocking properties of 
two networks are the same if and only if they are exactly equivalent This result is 
not surprising, since it was already established that the h(k) and g(k) functions 
correspond in exactly equivalent networks, in Sections 4.2.5 and 4.2.6.
The din and dout functions may be found without any calculation for an 
inverse network, if the corresponding functions for the forward network are 
known.
Suppose the baseline network A, is exactly equivalent to the network of 
interest (network B) if preceded by a link transformation T - f  and followed by a 
link transformation T„?,»as in Fig. 4.8.
It follows that the inverse of network B is exactly equivalent to an inverse 
baseline network preceded by a link transformation ( T ^ ,)  and followed by a 
link permutation ( t£ ? )  This is illustrated in Fig. 4.9 (a). Since the inverse 
baseline network is exactly equivalent to the baseline network, the equivalence in 
Fig. 4.9(b) is obtained.
It follows that for the inverse network of B,
d ^  «1 ’ *2) =  match ((T% ) ( / j ) , ( r " ) ' 1 (¡2»
and
dout (O i , 0 2 )  = match { T *  ( 0 {) , T{* ( 0 2 »  •
Notice that the input distance function for the inverse network equals the 
output distance function for the original network, and vice versa. This follows 
since the inverse baseline and baseline networks are exactly equivalent This 
property of the baseline network explains why the d(n and dout functions are 
identical for the baseline.
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(a) Equivalence with inverse baaeüne;
(b) Equivalence with baseline.
Fig. 4.9: Equivalence for inverse networks.
4.4 Non-blocking conditions for the S-banyan and its inverse.
4.4.1 The S-banyan.
The results obtained in Section 4.3.5 can be used to prove that a concentrated 
list of packets, sorted by destination and without repeated addresses, may be 
routed through an S-banyan network without blocking. This result also holds for 
the omega network, since the two networks are exactly equivalent Two proofs of 
this result have been previously published, by Lee [4] and Narasimha [5]. 
Narasimha's proof was based on the equivalence between the S-banyan and the 
Batcher bitonic sorter. He used this equivalence to show that a bitonic list without 
omissions or repetitions, could be routed through an S-banyan without Mocking. 
The extension of this result to apply to a concentrated monotonic list with 
omissions but without repetitions, is straightforward
Lee's approach (attributed to Bechmann) was based upon the use of a special 
numbering scheme, labelling each switch element, and a proof by contradiction. It 
commenced with the observation that, where the packets at input ports I[ and I2  
request destinations 0 \ and 0 2  respectively, and where the requests form a 
concentrated monotonic list without repetitions, then
h ' h -  ° 2
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It shall now be shown that this condition implies that
din (I I , / 2) + dout ( P \ ,O j ) >  n-1.
This result strictly only applies when the list is sorted in ascending order, and 
when I2 > h- More generally, it may be stated, for an arbitrary pair of requests, 
that if
I I2 - l \ \  <> I o2 - o x\
then
din ’ !2 > + dout (Oi , 02 ) > n-1 .
The proof of this statement is as follows.
Without loss of generality, it is assumed that 12 > I \ and 0 2 > 0 j-  
Suppose that
dout (Q1 ’ ^ 2) = r '
i.e., that
match (0 i , 0 2) = r <
This implies that 0 i  and 0 2 differ in the r-th bit, but correspond in more 
significant bits. Since 0 2 is greater than 0 j ,  it follows that they may be written
0 2 = a. 2 r+l + 1.2r + b
where
and
where
Hence
Qearly
so
0 < b < 2 r
0 \ = a. 2r+1 + 0 .2r + c
0 £ c < 2 r .
0 2  - 0 i = 2 r + b - c.
-2 r < b - c < 2 r,
0 <  0 2 - ° \  < 2r+1'
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If it is assumed that
din ( /1 , ¡ 2 ) = s
then
match (Rn (/j ) , Rn (¡2 )) = s.
Because o f the bit reversal (R„) it follow s that I\ and ¡ 2  differ in the (n-i-1)- 
th bit, but match in the less significant bits. S ince / 2 >  / j ,  it follow s that
/ 2  =  e. 2n' s + e  ,2n~s~l + /
with
and
Also
Hence
f < 2 n-s-l
e  = 0  or 1.
but
11 = g. 2n's  + (1-e). 2n's- 1 + / .
/ 2 - / |  =  (<?-g) x  2n' s  + (e - 1 +  e). 2n~s~l +  f - f  
=  [2( e - g  + e ) - 1]. 2n~s~l,
<=> 2 (e-g) + E  -  1 > 0 
<=> 2  (e-g) +  e  - 1  >  1
=> /2 - / i  > 2"-J- 1
 v A < 2,+1_"
1 , - 1 ,
Combining the two inequalities yields the follow ing result
^ ^ ^  r^+l+J+l—n
/ 2 - /,
i.e.,
^2 ^1 ^ ^  r-f j+2—n
1 , - 1 ,
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but, by assumption,
1 < ~ °J
Hence
1 < 2r+ i+ 2' w 
<=> 0 < r  + s + 2 -n  
<=> r+  s > n - 2  
<=> r  +  i >  n - 1 .
Thus, it has been shown that I 0 2  - 0 \  I > I /2 - / i  I is a sufficient 
condition to ensure that
din ’ 2^) + dout (^1  > ^ 2) — n~^  >
which is the necessary and sufficient condition for the two packets not to 
collide.
4.4.2 The inverse S-banyan.
It will now be shown that a sufficient condition for this network to be non- 
blocking is:
I 0 2 - 0 i \  < I / 2 - / i l
where 0 \ , 0 2  are the destinations of two packets entering on input ports I\ 
and I2  respectively. This in turn proves the assertion of Kim & Leon-Garcia [6] 
that the inverse S-banyan is non-blocking when consecutive inputs (disregarding 
idle inputs) request consecutive outputs. Thus, the inverse S-banyan can be used 
as a non-blocking concentrator. This application was first suggested in the Stariite 
switch [7] (in the case of the inverse omega network), although no proof of the 
non-blocking criterion was given.
Defining the inverse S-banyan (indirect binary n-cube) network to be network 
B, and the baseline network to be network A, it can be readily shown that 
Tff = ST and 7*2?, = R„ ■ Hence
din ’ ]2)  = match VI • 72>
and
dout - ° 2 > = match (Rn ( ° l)  - Rn ( ° 2 )  •
Thus the method of calculation of is identical to the method of calculation 
of dout for the S-banyan, and vice versa. It follows that blocking will not occur if
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I 0 2 - 0 l I <: I / 2 - / 1 I .
This condition is satisfied for all packets if the network is used as a 
concentrator, where the destination address of each packet equals the number of 
active packets on lower-numbered input ports.
4.5 Synthesis of binary self-routing networks.
4.5.1 An example of network synthesis.
It may often prove necessary to synthesise a network exactly equivalent to a 
reference network, but using building blocks of another type. It has already been 
shown in Section 4.1.1 how one network may be made exactly equivalent to 
another of the same dimensions, by re-ordering the inputs and/or the outputs. A 
more general technique for ensuring exact equivalence is demonstrated below, by 
means of an example.
The example considered is shown in Fig. 4.10. It is a 16-input network which
has been designed to be exactly equivalent to an S-banyan network, and is defined
by the link permutations
LP0  = ST,
LP j = P.S4S3 ,
LPj = R4 PS4 S4 ,
U>i = (PStfS 2  ,
and
LP4 = PS4  .
Note that
LP0  (¿3 ¿2 b l b0) = b3 *2 *1 b0 >
LP\ (¿3 b2  b\ bo) = b2  ¿>3 bQ b\ ,
LP2  (¿>3 b2  b\ bQ) = bob 2 b2>b \ ,
LP-$ (&3 b2  b\ bo) = b \b o b 2 b?t ,
and
LP4 (¿3 b2  b\ bo) = b2  b\ bo ¿3 .
Hence
Uq (&3 b2  b j bo) = ¿J3 b2  b j bQ ,
U\ (b2 b2 b\ bo) = b2  ¿3 ¿q b \ <
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Uj (b3 b2 b[ bo) = b2  ¿>o ¿1 ¿3 ,
and
u 3  ( b 3  b 2  b \ b0 ) = b 0  b 2  b 2  b \ •
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Link permutations LPq through LP3 have been chosen to ensure output 
equivalence with the S-banyan. Specifically, they have been chosen so that h(k) = k 
for 0 < k < 4. Since LP q = ST, it follows that they have been chosen so that
zero (U3 ) = 3 ,
zero (i/2) = 2 ,
and
zero (U\) = 1.
Note that a number of binary link permutations satisfy these requirements. 
Hence there is considerable freedom in the choice of LPq through LP3. Once these 
have been chosen, the form of LP4 is dictated by the requirement of input 
equivalence. Suppose the network in Fig. 4.10 is network A, and network B is the 
S-banyan. Note that
i/3 = t /3 = JPSA ,
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and that
By construction.
Hence
lp! = ps4 .
So
i.e..
Hence
T ?  = ST.
T f  = U$ - ST.  (i/a8 ) ' 1 
=> T ?  = ST.
(7 ,f  r 1 = LPÎ .Tf.{LPl)~l , 
ST = LPÎ. ST. IPS4  .
LP$ = PS4  .
It may easily be verified that
T% = ST. ST. ST = ST.
This confirms that the above network is exactly equivalent to a 16-input S- 
banyan.
4.5.2 Constructing a 22n-input S-banyan from 2n+1 2n-input S- 
banyans.
A more practical application where it is necessary to ensure exact equivalence 
of a new network to a reference network occurs when a large S-banyan is to be 
constructed from smaller modules, themselves S-banyans. Since cascading two n- 
stage switches produces a 2/i-stage switch, and since an /i-stage banyan has 2 n 
inputs, it follows that a switch with 2^* inputs can be formed using 2 n+  ^ «-stage 
S-banyans, as shown in Fig. 4.11.
The link permutations Tfn, Tm^, and Tout in Fig. 4.11 must be chosen to 
ensure exact equivalence to a 2/i-stage S-banyan. The allowable permutations for 
7mid W'U be considered below, in the special case where Tout = ST.
Note that output equivalence can be obtained with Tout = ST 
<=> zero (Ufc) = k , 1 < k < 2 n .
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The link permutations describing the network in Fig. 4.11 are 
LPo ~ ST. Tout — ST ,
LPfc = Sfc+i , 0 < k < n ,
= Tmid • PSn ,
U*k = Sfr-n+i , n < k <2n ,
and
U l n  = Tin ■ PSn •
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Fig. 4.11: Synthesising a large network from smaller modules.
It is already known that
Ufc = IPSfc+i , 1 ^  k < n .
Hence
Un = LPn Un.  i 
= LPn'PSn 
-  Tmid ■ pSn . IPSn 
~ Tmid-
Thus it is required to choose Tm/^ such that
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zero (Ufc) = k , n< k<2 n
Note that
U/i+l = $ 2  Un = S2  Tmi d .
and
Uft+k = Un ~ ^ f y + 1  Tmid > 1 -  •
Thus, for example,
Uln-1 = IpSnUn = fPSn Tmj 
Hence it is required that
zero(Un) = zero(Tmid) = n,
and
zero(U0 = zero (/PSk+i-n ■ Trnid^  -  k , n < k < 2n , 
in order to obtain output equivalence.
However,
zero (Tmid) = « <=> b0  T<* > bn .
Also
L *«2 v Lb0   i—>
=> zero (IPS2 .Tmid) = «+1 <=> ¿>1 *** > &„+l .
and
^  _ J P ^ bk
=> zeroVPSk+i.Tfnid) = *+« <=> 6* ^  > b ^ n , 1< ¿<ai ,
and so, for example,
U IPS. „ L 60 * 0/1-1
=> zero (IPSn.Tmid) = 2/1-1 V l  ^  > b2n-\ ■
The necessary condition on Tmjd is thus
Tmid  = < « 2 ;,1)" • * *  
where Xn is some transformation which affects only the n least significant
bits.
A check for input equivalence is now performed. Network A is the network 
shown in Fig. 4.11. Network B is a 2/f-stage S-banyan. Tff is now determined.
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where
LPi* = PSn •
U>1 = PS2n •
and
7^-1  = i/in-l 7 ^  ( i / fn - l) '1- 
By construction 7o® = ST.
Also
uin-t = ir sn u i= ip sn (ps2n)n x n
and
02b-i = IPS2n -
It follows that
TgU = /PS„ («2*)" X„.ST.PS2n ■
If Tif = ST, Xn must be chosen such that
57 = Tin PSn lPSn (PS2n)n Xn . PS2n . IPS2n 
= Tin .ST . (PS2n)n Xn . ST
=* Xn = U P S ^ O ' td r 1-
The transformation Xn can only affect the n least significant bits. Hence the 
transformation 1 must map
b0 ~* bn> 
b \ bn+ 1 *
V l  b2 n-1 ■
and
{6/j .¿rt+i >■••• >^ 2/i-l) ~* (¿0 ’^ 1 ...... ^/i-l)*
Thus it may be rewritten
(r,-„)-i = (ps2„)" . r „ ,
Chapter Four Equivalence and Blocking in ATM Switches
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where Y„ affects only the n least significant bits. Hence
= W W  («2„V . r„.
Thus Xn and Yn are related by
*n = Yn
and so
(Tin) ' 1 = (PS2„)n X „ .
or
r,„= x„-’ (irs2„)".
Thus 2N AMnput S-banyans can be combined to form a network exactly 
equivalent to an A^ -^input S-banyan (where N=2n) by using link permutations
Tout ~ ST , 
Tmid ~ (P$2 n)n ■ Xn .
and
Tin = * / f ! VPSjnY1.
where Xn is any binary permutation which affects only the n least significant 
bits. Notice that Tin  ^ ~ ^mid • Suppose
Xn = lPSn •
Then
Tmid = (PS2n)n • irSn
and
Tin = PSn (IPSjnY*.
The resulting circuit, shown in Fig. 4.12 for the case n=3, is exactly 
equivalent to a 2«-input S-banyan.
4.6 The re-routing banyan.
4.6.1 Definitions.
The utility of the techniques introduced in this chapter for analysing binary 
self-routing networks shall now be demonstrated by applying them to a relatively 
complex network, namely the re-routing banyan [8].
Recall that an /«-stage re-routing banyan with 2" inputs is defined by the 
following link permutations
LPm = LP0  — ST,
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8-input
S-banyan
8-input
S-banyan
8-input
S-banyan
8-input
S-banyan
8-input
S-banyan
8-input
S-banyan
8-input
S-banyan
8-input
S-banyan
8-input
S-banyan
8-input
S-banyan
8-input
S-banyan
8-input
S-banyan
8-input
S-banyan
8-input
S-banyan
8-input
S-banyan
8-input
S-banyan
Fig. 4.12: A netw ork exactly equivalent to a 64-input S-banyan.
ChapterFour. Equivalence and Blocking in ATM Switches
and
~ S/i - (m - k - 1) mod (n - 1) > 0  < k < m ,
or, equivalently, by
~ U > 0  -  ST,
and
= ^2 + (n - 1 + k - f) mod (« - 1) > 0 < < m ,
where
t = m mod (n-1) .
The properties of the sub-network consisting of n consecutive stages of the re­
routing banyan are of interest It is useful, in this regard, to consider the Br 
network, defined by
LP0  (T) = LPn W = ST,
irs Sn+k-r < 0  < k< r ,LPk (r) =
sk+l-r> r<k<n,
or, equivalently, by
LPq (r) = LPn M = ST,
and
U*k ^  = ^2 + (k - r + n - 2) mod (n - 1) > 0  < k < n ,
where
0 < r < n- 1 .
Note, in particular, that LPr (r) = Sn for 0 < r < n - 1 and that the B0  and 
Bn_i netwoiks are identical.
It may be readily shown that the «-stage sub-network comprising stages j  
through j  + n- 1 of the rerouting banyan is a Br network, with r = (m - j  - 1) mod 
(n - 1). Hence, a cell which passes through n stages of a rerouting banyan without 
deflection has equivalently passed through a Br netwoik, with the appropriate 
value of r.
4.6.2 Routing in the rerouting banyan.
The routing properties of the Br network are now investigated. The Bn.\  
network needs no further consideration, since it is identical to an S-banyan, apart 
from the absence of a perfect shuffle at the input side of the switch. The other Br 
networks are considered below.
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is defined as
Uk (r) = LPk to  LPk.\  t o  LPi to.
It follows that
(r) _ 5„ + it - r 5/i + it - r - 1 ........5„ + i . r , 0 < £ < r ,
5/t+ l- /-5 /t+  1 - r - l  -—52 5/j 5n. |  + j . n r<k<n .
It has previously been determined that
IPSk = Sk Sk. i  S2 .
An expression for SfjSn. \  may be found by observing that
S/|S/j_i Sk. \  = (Sn , Sn. \    St)  (Sk , Sk. \   ........... S2) ^
= fPSn . (IPSk) -1 
= IPSn PSk .
Hence it follows that
Uk (f) = IPSn+k-r PSn.r . 0 < k <  r ,
IPSk+\ .r lPSn PSn.r , r<k<n .
It may easily be shown that
« r a f f f * « ) -  0 < t £  r ,
k-r, r<k<n.
or, equivalently, that
zero (Uk to) = \ + ( k - r  + n-2)  mod (n - 1), 0 < k < n .
The routing strategy for the Br network can be determined by calculating 
/¡¿to, defined by
^ (r) _ zero(Uk(r)LPft), 0 < k <n ,
zero(LPQ), k=0.
Since LP0  = ST, it follows that
h^(r) -  \ + ( k - r  + n - 2 ) mod (n - 1) , 0 < k <n ,
0 , k=0.
Successful routing of a packet to the destination given by its routing tag 
requires that switching in the yt-th stage of the Br network be based on the value of 
bit h/Sr  ^of the routing tag.
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Now consider the routing strategy in the rerouting banyan proper. Attention 
is focused on the cells present at stage s of the rerouting banyan. These cells will 
have passed through varying numbers of stages without deflection. Hence they 
may be considered to be in various Br sub-networks.
Some cells are in stage 0 of a Br sub-network comprising stages s + n - 1 
through s of the rerouting banyan, and thus r = (m - s - 1) mod (n - 1); other cells 
are in stage 1 of a Br sub-network comprising stages s + n - 2 through s - 2 of the 
rerouting banyan, and thus r = (m - s) mod (n - 1); and so on. In general, all cells 
in stage s of the rerouting banyan are equivalently in stage k of a Br sub-network 
with
r = ( m - s - \ + k ) m°d (n - 1) ,
for some value of it in the range 0 < k < n.
Substituting r = (m - s - 1 + k) mod (n - 1) into the expression for h/fr\  it is 
found that
^ _ 1 + (it - (m - s - 1 + it) mod. (n - 1) + n - 2) mod (n - 1) , 0 < k <n ,
0 , k=0 ,
i.e.,
^ _ l + 0t-m  + i + l - i t  + / i - 2) mod (n - 1) , 0 < k <n ,
0, k=0 .
Simplifying this expression results in 
^ (r) _ 1 + (s - m + n-1) mod (« - 1) ,  0 < k <n ,
0 , k=0.
Note that h¿to is independent of k unless k = 0. Thus the correct routing 
strategy for the rerouting banyan is as follows.
Switching in stage s of the rerouting banyan should be based on the value of 
bit (1 + (s - m + n - 1) mod ( n - 1)) of the routing tag, unless the cell has passed 
through n-1 stages without deflection. In this case, switching is based on the least 
significant bit of the routing tag.
At first sight the derived routing strategy appears to differ from that proposed 
by Urushidani [8]. His routing strategy is based on bit (n - 1 - (m - s - 1) mod (n - 
1)) of the routing tag; both strategies are identical since 1 +(i-m+/i-l) mod (/¡-l) = 
n-l-(m-s-l) mod («-1).
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4.6.3 Equivalence in the Br network.
The routing strategy for the Br network could have been found more easily by 
testing for output equivalence with the S-banyan.
Suppose the S-banyan is network A, and the Br network is network B. From 
previous calculations, it is known that:
1 + (k - r +n -2) mod (n-l) , 0 < k <n ,zero(Ut) =
0, k=0.
and
zero (U£) = k , 0 < k < n .
Hence To® is defined by
bo b 0  ’
bk~* bk - r  • n > k > r ,
bk~* bn - I - r + k > 0 < k ^ r -
This is a cyclic shift right r times on all but the least significant bit. Hence
To* = SnUPSn.ii'Sn.
Therefore
T% = (LP$)A T$b LP$
= ST. - ST
  nrAB"  1  0 •
Hence To,f< >s a cyclic shift right r times on all but the least significant bit of 
the output link address.
Network A (the S-banyan) is output-equivalent to network B (the Br network) 
followed by a link permutation (To,f,) **. Hence, to route a packet to output 0 \  in 
the Br network, the routing strategy must be that which, in the S-banyan, results in 
the destination 0 2  = (T^,) (Oi).
Suppose
^  1 = bn - 1  bo ■
then, since (To*) *s a cyclic shift left r times on all but the least significant 
bit of the link address, it follows that
@ 2  = bn - r + 1  b \ bn- I  bn - r - 1 bn- r bo ■
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Since switching in the /fc-th stage of the S-banyan should be based on the value 
of the /fc-th bit of it follows that the bit which should determine the switch 
element output selected in stage k of the Br network should be
bQ , k = 0 ,
bn - r - 1 + k ’ 0 < £ < r , 
b/(. r , r < k < n .
In other words,
^ (r) _ l + ( k - r  + n - 2 ) mod (n - 1) ,  0 < k <n ,
0 , /t=0.
This is the same result as was obtained earlier by direct calculation of h/frX
4.7. Blocking properties of three-stage networks. 
4.7.1. Existing conditions.
A number of three-stage ATM switch designs were described in section 2.10. 
The blocking properties of such switches shall now be considered in greater detail.
The conditions for a single-rate, single-channel, three-stage circuit switch to 
be non-blocking are well known [9]. A number of authors have sought to extend 
these results to switches with multiple rates, or multiple channels, and to packet 
switching [10-16].
4.7.2 A new non-blocking condition for circuit-switched 
networks.
The non-blocking condition for the symmetric three-stage network in Fig. 
4.13(a), where m is the number of modules in the intermediate stage, shall now be 
derived, under the following assumptions:
i. The input (output) modules of the switch have n inputs (outputs) and Sm 
outputs (inputs).
ii. The input and output of the switch links operate at a rate of v bits/sec.
iii. The intermediate links operate at a rate of n> bits/sec.
iv. The intermediate links are in trunk groups of S links each.
v. The call rate w may occupy a continuous or discrete set of values Z in the 
range 0 < umin < u <  umax < v.
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vi. It is possible to offer 100% load to each input module, i.e., a load of nv 
bits/s.
vii. Traffic from one call can be assigned a route on only one link in a trunk 
group, i.e., traffic from one call may not be split across links in a group.
viii. Blocking occurs on a link when the offered load exceeds the link 
capacity.
ix. The switch modules are non-blocking.
The value of m required to ensure that this switch is strictly non-blocking for 
circuit-switched traffic shall now be obtained.
Assumption vii. above allows a distinction to be made between channel 
grouping and speedup as means of increasing the bandwidth of a path. The value 
of m required to ensure a non-blocking switch may be larger when bandwidth is 
increased by channel grouping than by speedup, since it may be easier to 'pack' 
calls onto a single high-speed link than across several slower links. This distinction 
is unnecessary if traffic from a single call can be distributed across a channel 
group. If this is the case, the value of r should be replaced by the value of rS in 
subsequent formulae, and the value of S should be replaced by unity.
Consider the case where a call of rate u is to be placed from input module 1 
(/Mi) to output module 1 (OM\ ), and where this will result in a 100% load on 
IMi and OM\. The existing load on both switch modules is thus nv-u.
Each intermediate link of the switch has a capacity of rv. The minimum 
aggregate rate of existing traffic on such a link which results in that link being 
unavailable to a call of rate u shall be denoted F(u). Let be the set of non-zero 
values which the aggregate rate of traffic on an intermediate link can occupy. 
Then
F(u) = min {xl;c + w>r v}
x eii
In the worst case, the traffic from an input module to an intermediate module 
will be evenly shared among all the links in the corresponding trunk group. Hence 
the minimum level of traffic between the two modules which results in a call of 
rate u being blocked is
SF(u).
Traffic from IM\ to OA/j, will in the worst case, be distributed in such a way 
that the maximum possible number of trunk groups carry traffic of an aggregate 
rate of SF(u). In this situation, the total number of intermediate modules which 
cannot accept a call of rate w from IM\ is
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n v-u
U ^ H ) .  *
A  similar analysis shows that, in the worst case, the number o f intermediate 
modules which cannot route a call o f  rate u to OM  j is
n v - u  
S.Fiu)
(a ) A symmetric switch
V
(a) An asymmeffic switch
Fig. 4.13: Three-stage sw itches w ith channel groups and link speed-up.
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The maximum number of intermediate modules is unavailable to a call of rate 
u if the intermediate modules which block its call on the input side, and those 
which block on the output side of the module, are distinct Hence, Mocking is 
impossible for a call of rate u if
Hence, no blocking can occur for any call if
4.7.3 Special cases of the non-blocking condition.
This condition for a three-stage circuit switch to be strictly non-blocking may 
be shown to reduce to previously obtained conditions in certain special cases [17].
» A single-rate switch with no channel grouping and no link speedup 
Suppose S = r = 1 and Kmj/j = =  v. Then
z  = n  = { v j .
Since
F (v) = v
it follows that
i.e.
m > 2(« - l) .
This is the result first obtained by Clos [9].
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and
Cl = {kub ,0<k£ / o } . 
Each intermediate link can support/0 calls. Hence
F(ub) = min {j ub I j  ub + ub > fa ub) ,
i.e.,
Therefore
F(% ) = f o ub-
m > 2 nfjUb- u hS.f0 .u,O'“ft J
or
m > 2 n f i - 1s .f0
This is the stricdy non-blocking condition obtained by Jajszczyk [ 10].
« A multi-rate switch with channel grouping and speedup
This case is the extension o f the above case to multi-rate traffic, where Z : 
[kub, 0 < k <  km ), with km  < f j .H ere
F  (k ub) =  mm {j ub  I j  ub + k u b > f0 ub )
°<jZfo
so
Therefore
F(kub) = tf0 -k+l)ub
m > 2  max nf,uh -k u „  S . ( f0 ~ k  + \).u>]
i.e..
where
m > 2  max ,
0 <kSk.
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.¡. _ nfjub-kub
S.(f0 -k + l) .u b '
It may readily be shown that 7(ik) is a monotonic increasing function of k, 
provided that nfj > /q+1, which will be the case for any practical switch. Hence
nfi-km
Therefore
m> 2 nf - k m ,5 .( /0 - k m +!)_
« A multi-rate switch with no channel grouping or link speedup
In the further special case where/q = / /  (i.e., where r = 1 and 5 = 1 )  this 
reduces to
m >  2
This is the result obtained by Niestegge [11] for a multi-rate network without 
internal speed-up.
• A variable rate switch with link speedup and without channel grouping 
Suppose 5 = 1 and Z = {u I umin <u< umjn }. Hence 
Cl = { x\umin<x< rv  }.
Therefore
F(u) = min {* Ix + u > rv] .xeD
Consider first the case where umin = 0. In this case
F (u) = lim [rv -  u + e} = rv - u .£-*0~
However, if umjn > 0, it is necessary that F(u) > umin. 
Hence
F(u) = max (rv - u , umin) .
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Thus
m > 2  max
_
n v-u
This result can be shown to be the same as that obtained by Melen and Turner 
[12]. It follows that an unstated assumption of Melen and Turner is that the call 
rate u can occupy a continuum of values in the range from umin to A circuit 
switch supporting such a continuum of call rates appears impractical. This result 
can, however, be applied to packet switching networks, as discussed in section 
4.7.5.
4.7.4 Asymmetric switches.
The non-blocking condition for the asymmetric switch of Fig. 4.13(b) is
m>max
keZ
n ^ -u
^ ( u )
n y^ — u
S2 .F2 (u)
where
F.(m) = min {x Ix + u > r\ v} ,jreO|
Ft(u) = min {jt I x + u > ry v] ,xc02 ^
and ii j  (i^2) is the set of values which the aggregate rate of traffic on an
intermediate link entering (leaving) the intermediate stage can occupy. The proof 
of this result follows by a straightforward extension of that for the symmetric case.
4.7.5 Non-blocking conditions for ATM networks with call-level 
path allocation.
The above condition needs to be modified before being applied to packet- 
switched networks or ATM networks. Two different sets of results must be 
obtained, because of the two distinct strategies possible for performing routing in 
three-stage ATM switches.
Multiple paths from source to destination are available in a three-stage 
switch. Hence a path allocation algorithm must be employed to select among the 
available paths. A distinction is made between two time scales over which path 
allocations may be performed:
• Call level;
Cell level.
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The condition already developed for circuit-switching can be applied to the 
call-level case. The bit-rate of a call can vary continuously from zero to the peak 
rate u. Hence, the appropriate formula is
This result has been obtained by Melen & Turner [12] in the case where S = 
1, and is valid for r > 1 . It indicates that a speed up of the internal links is 
essentia] if a three-stage packet switch with a call-level path allocation algorithm is 
to be non-blocking. Otherwise, even the smallest level of background traffic is 
sufficient to block a call at the peak rate w; in the worst case, all intermediate links 
will have some background traffic, however light. It is assumed that all cells on a 
virtual circuit are routed on the same channel, and not just on the same channel 
group. If this assumption does not hold, no distinction is necessary between 
channel speed-up (r) and group size (5). The condition on m then becomes
The term 'blocking' requires some interpretation when used in the context of a 
call-level routing algorithm. Its meaning depends on what is defined by the call 
rate u. Suppose u is defined to be the peak rate of a virtual circuit. In that case, a 
non-blocking switch is one where the peak rate on any internal link in the switch 
never exceeds the link capacity, provided the peak rates on the inputs and outputs 
never exceed their capacities. This interpretation may be applied in an ATM 
network where bandwidth reservation is based on the peak call rate.
Another interpretation is to consider u to be the mean bit rate on a virtual 
circuit. Then a non-blocking switch may be interpreted to be one where the mean 
bit rate on any internal link never exceeds the link capacity, provided that the mean 
bit rates on the inputs and outputs never exceed their capacities. In other words, if 
the offered load is such that no input or output of the switch is saturated, then no 
internal link in the switch will be saturated. This interpretation of the criterion is 
not useful in ATM networks, since the requested quality of service may not be 
maintained for a call if it is carried on a link with a utilisation approaching 100%.
i.e.,
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The main quality issue for a virtual circuit on an ATM network is the cell loss 
probability for the virtual circuit. The purpose of call admission control in ATM 
networks is to determine whether a call can be accepted by the network, while still 
maintaining the negotiated quality of service for existing calls, and providing the 
requested quality of service to the new call. A link in the switch should be regarded 
as Mocked to a virtual circuit if the call admission control function would reject an 
attempt to set up the virtual circuit using that link.
The call admission control procedure makes its decisions based upon a set of 
traffic descriptors supplied during the call set-up attempt. No decision has been 
made by CCITT at the time of writing regarding the definition of traffic 
descriptors.
Unfortunately, the cell loss probability for virtual circuits sharing a link is 
likely to be a highly non-linear function of the traffic descriptors. Hence, the non- 
blocking condition above, which assumes that the cost of routing virtual circuits 
via a given link (i.e., the aggregate bit rate on the link) is a linear function of a 
single parameter describing each virtual circuit (i.e., the bit rate u of the virtual 
circuit), requires considerable modification.
One approach is to consider u to be the equivalent bandwidth (more strictly, 
the equivalent bit-rate) of the call. This is the amount of bandwidth which must be 
available to the call, if excessive cell loss is to be avoided. The equivalent 
bandwidth is calculated from the supplied traffic descriptor(s). Inherent in this 
approach is the assumption that the equivalent bandwidth of the aggregate of calls 
sharing a link is a linear function of the equivalent bandwidths of the individual 
calls. This allows the results for multi-rate circuit switching to be applied to the 
design of a nonblocking ATM switch.
The problem of ensuring that a three-stage ATM switch is nonblocking has 
been considered by Svinnset [13]. He suggested (implicitly) that the instantaneous 
bit rate of a virtual circuit be assumed to be drawn from a normal distributioa 
The bandwidth occupied by the virtual circuits sharing a link was then calculated 
as that value which, with a specified probability, was not exceeded by the 
instantaneous aggregate bit rate on the link. The normal assumption resulted in a 
linear function for the calculation of equivalent bandwidth. Svinnset also 
considered more complex models of traffic, where more than one traffic descriptor 
is required to characterise a call. However, the complexity of the resulting 
condition for the three-stage ATM switch to be non-blocking rapidly escalates, as 
the number of parameters describing a call (traffic descriptors) is increased
The call admission control procedure used in practice will have to be chosen 
as a compromise between simplicity and efficiency (in the sense of achievable
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multiplexing gain). Since the choice of this function is unclear, how to formulate 
the non-blocking condition for a three-stage ATM switch featuring call-level 
routing remains an open question.
4.7.6 The non-blocking condition for a three-stage ATM switch 
with cell-level path allocation.
In this context, the conditions applicable when using call-level path allocation 
are not valid, since the cells belonging to a given virtual circuit are unlikely to be 
routed via the same intermediate switch module. A three-stage ATM switch more 
closely resembles a single-rate circuit switch when path allocation is performed at 
cell level since, for the duration of each time slot, each input is either inactive or 
transmitting data at the full ATM rate.
The relevant non-blocking condition for an asymmetric single-rate three stage 
circuit switch is obtained where
Z={ v } ,
Cll = [kv , 0  < k £  r\]  ,
and
n 2 = [kv , 0 < k <  r2) .
It is assumed that rj and r2  are integers since otherwise some bandwidth on 
each intermediate link would be wasted in each time slot. Under these 
circumstances,
F\ (v) = ri  v ,
and
F2  (v) = r2  v .
Hence
(«i — l)v + (nj - l)v
.  S,.r,v _ S2 .r2v
i.e.,
/i-l+n2-1U-'i J vT*to1
A switch satisfying this condition can route n2  cells to each output module in 
each time slot. However, in packet switching, there is no longer a one-to-one 
correspondence between the number of output ports n2  and the number of requests
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for an output. Thus, if all cells are to be guaranteed passage through the 
intermediate stage of the switch, it must be dimensioned so that all cells can be 
routed to the same output module, i.e., m must be chosen such that
«1-1+ 1U-ri J .  S2 .r2  _
Such a switch would be prohibitively expensive. Hence another criterion 
must be used to dimension the switch. This topic is considered further in Chapter 
Six.
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5. A NEW THREE-STAGE BROADBAND SWITCH.
5.1 Introduction.
Many of the switch proposals described in Chapter Two are only practical in 
the design of small switches. For example, the number of switch elements in the 
Sunshine switch [1] becomes excessive as the switch size increases [2], A different 
approach must be taken to the design of large switches.
An obvious method of implementing a large switch, given these constraints on 
switch size, is to design the switch with multiple stages, where each stage consists 
of smaller switch modules. A number of such switches has been described in 
Chapter Two. This approach to the design of a large switch typically introduces a 
new problem whereby multiple paths from source to destination become available. 
Thus, even if the individual switch modules possess the self-routing feature, this 
feature is not retained by the overall switch. Some method of path allocation is 
then necessary, to select among the available paths from source to destination.
A distinction was made in Chapter Four between ca//-level and cell-level 
routing in a three-stage ATM switch. The relative merits of these approaches to 
routing will now be discussed.
Performing path allocation at circuit set-up time has a number of advantages. 
The switch modules in each stage need to make routing decisions based only on 
information contained in the cell header (specifically the VCI/VPI) and a routing 
table updated at call set-up time. Hence they can be identical in design to a single 
stage switch. Routing of cells is simple once these tables have been updated at 
circuit set-up time. Also, preservation of cell sequence within a virtual circuit can 
be easily guaranteed, since all the cells follow the same route through the network.
However, the problem of path allocation is subsumed into the call admission 
control process, adding further complexity to the call set-up procedure. Global 
knowledge of data flows through each intermediate node is required, so that a 
centralised path allocation will be needed. The optimal choice of cost function to 
be used during call admission, to determine whether the call may be allocated a 
given path, is not clear, as discussed in section 4.7.5. If, in spite of the call 
admission process, saturation of an intermediate link does occur, traffic using that 
link cannot be diverted to other intermediate modules without tear-down of 
circuits, unless a complex alternate routing algorithm is used. A cost function 
which ensures that the cell loss probability on a link remains low, even in the 
presence of a complex traffic mix, is likely to allocate bandwidth conservatively, 
so that the link utilisation will be low.
With cell-level routing, the intermediate switch modules can be of 
comparatively simple design, since the path allocation algorithm should ensure that
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they never have to deal with output contentioa Traffic is distributed more evenly 
across the intermediate switch modules than is the case with routing at call level, 
since routes are updated much more frequently. Thus, higher throughput should 
be attainable with this type of routing. No additional overhead is imposed by the 
switch during call set-up. The call admission procedure need only consider the 
traffic flowing on a requested output link, not throughout the switch, in considering 
a possible route for a virtual circuit In addition, no routing tables or VCI/VPI 
translation tables need be maintained for the intermediate stage of the switch, as 
would be required with cell-level routing.
The chief disadvantage of cell-level routing is that high speed hardware is 
required to perform the path allocation, since paths must be reallocated once per 
time slot. This hardware must be highly reliable; a fault here can cause routing 
failures across the entire switch. Additionally, if cell sequence must be preserved 
within a virtual circuit, this will require special consideration, since cells are routed 
independently through the switch.
Path allocation can be performed at cell level if a path allocation algorithm 
can be implemented in hardware in such a way that the resulting circuitry is not 
required to operate at a prohibitively high speed. In practice, this means that the 
parallelism in the hardware must be maximised.
A method for cell-level path allocation is described in this chapter. It can be 
applied to the channel-grouped three-stage switch architecture of Fig. 5.1.
5.2 An algorithm for path allocation at cell level.
5.2.1 The objectives of a path allocation algorithm.
There are routes from each input module to each intermediate switch 
module. There are S2  routes from each intermediate switch module to each output 
module. We must choose, for every input cell (if possible) an intermediate switch 
module through which to pass on the way to the selected destination, such that no 
input module attempts to route more than Sj cells via any intermediate switch 
module, and no intermediate switch module attempts to route more than S2  cells to 
any output module, in any one time slot
Note that, in this problem, an attempt is made to reserve bandwidth for each 
input cell, such that it can pass through the intermediate stage without blocking. 
An alternative strategy would be to select intermediate stage modules based on 
some simpler criterion (e.g., random selection) without testing for the availability 
of a path from the intermediate stage to the output stage. The former strategy is 
preferred for a number of reasons:
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V: channel rate (155 Mb/s)
n I («2) : number of input (output) ports per input (output)
module;
L\ (¿2) : 1110 number of input (output) modules;
m: the number of intermediate switch modules;
(S2 ) : the number of channels in the channel group connecting
each input
(output) module to each intermediate switch module.
Fig. 5.1: A three-stage switch with intermediate channel grouping.
(i) no queuing occurs in the intermediate stage; thus the delay through the 
intermediate stage is uniform, regardless of the path taken; this makes it possible to 
preserve cell sequence on a virtual circuit;
(ii) the intermediate stage can never be congested;
(iii) intermediate stage modules can be of simple design, since contention can 
never occur.
5.2.2 Existing algorithms for cell-level path allocation.
A number of solutions to this problem have been proposed, in the special case 
where Sj = 52 = 1 [3-7]. These algorithms typically use one bit to represent each 
channel in the switch. Thus the number of bits being processed by the path 
allocation algorithm is large for a large switch. The run-time of each algorithm 
may be presumed to be proportional to the number of bits processed by the
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algorithm. Accordingly, the amount of data processed by the algorithms described 
in section 2.10 shall now be considered.
In Cisneros' method [3], there are N units of data, one per input. These are 
circulated to all inputs, so that N iterations are required. One pass of the algorithm 
must be performed for each intermediate switch module, so that the run-time of the 
algorithm is proportional to Nm. The method has the advantage that multiple 
priorities can be processed simultaneously.
In Eng's method [4], a total of L2  vectors, each m bits long, is circulated 
around the L\ input modules. The switch is a square switch, so that L\ = L2  = L. 
The path assignment algorithm is only suitable for assigning a path to one cell at a 
time, and therefore n\ iterations within each input module are required. Thus the 
execution time is proportional to Ln\ - N .  However, the algorithm would have to 
be repeated for each priority class, so that the runtime is proportional to kNj with 
k priority classes.
This algorithm was extended to the case of a channel-grouped architecture in 
[5]. However, the 'diagonal matching' technique used to select a free path from 
among the available channels adds further to the execution speed requirements. 
Unless relatively complex hardware is used to perform the diagonal matching on 
all cells in a channel-group simultaneously, the execution time will be increased by 
a factor of 5, where 5 is the size of each channel group.
The implementation of Proctor and Madden [6] has an execution time 
proportional to mL\. The first and third stage switches are rotators and so must be 
square. Thus L\ = m. Hence, the execution time of this switch is also 
proportional to N. This algorithm would also have to be repeated for each priority 
class. Similar remarks apply to the rotating-access switch of [7].
All of the above algorithms have a runtime which increases linearly with 
increasing N. An alternative algorithm is described below, whose execution speed 
increases less rapidly with increasing N. The main feature of this algorithm is that 
it processes the accumulated requests from an input module in each time slot as a 
unit, rather than processing each input port individually. Also, the algorithm can 
allocate paths through the switch to several cells in a single operation. This is 
possible through the use of a channel-grouped architecture.
5.2.3 A new algorithm for path allocation.
A new and efficient algorithm will now be described [8,9], It is suitable for 
use in a channel-grouped three-stage switch and requires only knowledge 
obtainable at the input side of the switch. The key to its high performance is the 
encoding of data concerning the availability of paths into binary words (thereby
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reducing the number o f  bits to be processed by the algorithm for a given switch 
size) and the extensive use o f  parallelism. It operates on the following quantities:
Air : the number o f  channels available from input module i to intermediate 
switch module r,
Brj  : the number o f  channels available from intermediate switch module r to 
output module j\
K jj : the number o f  requests from input module i for output module j.
Note that A ^  and K jj need only be local to the input module. The fijr's must 
be forwarded to each input module in turn. This is performed by a ring structure 
connecting each input module. Such an arrangement is shown in Fig. 5 .2 , where 
each row is located at an input module. Let R irj  be the number o f  cells to be routed 
from input module i to output module j  via intermediate switch module r. The 
values o f  A Jr, Brj  and Kij are updated using the procedure atomic(i,rJ) described 
below:
Ky " Rirj atomic(i,r,j)
At, <— Ay - 7?,"7
This procedure is 'atomic' in the sense that it is the basic building block from 
which the path allocation algorithm is constructed. The procedure determines the 
capacity available from input module i to output module j  via intermediate switch 
module r (i.e., the minimum o f  Ajr and Brp .  The number o f requests which can be 
satisfied is equal to the minimum of the number o f  requests outstanding (Kjj) and 
the available capacity.
A sequential implementation o f  the path allocation algorithm requires the 
repeated execution o f  atomic(i,rj) on a single processor for all possible values of  
i,r and j. Initially is  set equal to the total number o f  requests from input module 
i for output module j  (which number is obtained by examining the requests at the 
switch module inputs), A-ir is set equal to 5 \ and Brj  is set equal to 52-
A parallel implementation requires multiple processors, each executing the 
atomicO procedure for a different set o f  procedure parameters, subject to the 
following constraints:
• No two processors shall simultaneously require access to the same 
quantity. For example, atomic(2,0,0) uses -420» BfX) and K2 o< so that 
atomic(2.0.X ), atomic{2,X ,0) and atomic(X,0,0) cannot be executed concurrently
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with atomic(2,0,0) for any X.
• The data required by a processor for the next iteration of the algorithm 
should be available locally, or from adjacent processors.
An implementation satisfying these two constraints will now be described.
5.2.4 Synchronisation of the algorithm.
The algorithm requires a total of L\ x L2  processors. The detailed operation 
of the algorithm depends on the number of switch modules in each stage. The 
simplest case, where L2  = m, is considered first
Processor X tj  is initialised by loading the following three values:
(i) the initial value of K(j\
(ii) the initial value of A ¿¿j+j) mod m 1 by default);
(iii) the initial value of ^ (¡+j) mod m j  (^2 by default).
The algorithm then requires m iterations (iterations zero through m-1). 
Processor X/, executes atomic(i, (i+j-k) mod m, J) during iteration k . After each 
iteration Xjj forwards the updated value of Brj  to Xy+ j) mod j  and of Air to 
%i, (j+1) mod m ' retains AT,y.
A total of m iterations of the algorithm suffices to determine the path 
allocated (if any) for every input to the switch (a total of m x n\ inputs). The 
mechanism for passing information to an input cell concerning the path allocated 
to it will be described in section 5.4. The hardware layout for the case where m = 4 
is shown in Fig. 5.2, which illustrates the array of sixteen processors required, and 
the contents of their registers. Each row in Fig. 5.2 contains four processors, which 
are co-located with the corresponding input module. Each column in Fig. 5.2 
processes requests for a single output module. Thus, for example, the processor in 
row one and column two of the array handles requests for cells to be routed from 
input module one to output module two. The processor contents at the start of each 
of the four iterations of the algorithm are shown in Fig. 5.2 (a) through Fig. 5.2 
(d). A total of 64 paths is available through the switch (four for each input-output 
module pair). The sixteen processors attempt to allocate cells to sixteen of these 
paths during each iteration. After each iteration, the updated value of Air is passed 
to the adjacent processor in the same row, and the updated value of Brj  is passed 
to the adjacent processor in the same column. The directions of data flow are 
indicated by arrows in Fig. 5.2. No two processors can allocate a path sharing a 
channel in the same iteration. Nevertheless, after four iterations, all possible paths 
have been allocated.
The algorithm presented above [8] must be modified if L \  m or L 2  * m.
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Consider first the case where ¿1 < m and L2  = m. In this situation, there are 
more intermediate switch modules through which paths can be sought during each 
iteration, than there are input modules to attempt such a search. This difficulty is 
overcome by continuing to use an m x m processor array, with an unchanged 
algorithm, apart from a modification to the initial values for K\y for i t  L\, which 
arc set to zero.
The success of this algorithm is self-evident if we associate the additional 
processors (X,y, L \ < i <  m) with m-  L\  null input modules. This switch can then 
be regarded as a special case of the switch with m modules per stage, where m - L\ 
of the input modules contribute no traffic, and thus have Ky  = 0. Hence no paths 
are allocated to cells from the null input modules.
Next consider the case where L \ >  m and L2  = m. In this situation, there are 
insufficient intermediate switch modules for it to be possible for all input modules 
to attempt to allocate paths through the intermediate stage. The solution to this 
difficulty is as follows. A square array of L\  x L\  processors is used. Processor 
Xjj is initialised in the following manner.
Kij> j < m
0 , j * m..
A[r > r < m
0 , r > m.
Brj  , r < m
0 , r > m.
where r = (/ + j) mod Lj .
The algorithm now requires L\ iterations. In iteration k, processor X,y 
executes atomic O', r, J) with r = (/ + j  - k) mod L\. After each iteration, X,y 
forwards the updated value of Brj  to X (j+l) ^ y and of to Xi 0+n mod ^ , and
retains Ky.
This algorithm may be regarded as applying to a switch with L\ switch 
modules per stage, but where L\-m of the switch modules in the intermediate and 
output stages are null modules, so that AT,y = Brj  = 0 for m < j  < L\ , and A(r = 0 
for m < r < L\. Since no cells are allocated paths via the null intermediate 
modules, or to the null output modules, path allocation is performed correctly from 
the ¿ j  input modules to the m output modules.
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Fig. 5.2(a): Contents of processors during Iteration 0.
Fig. 5-2(b): Contents of processors during Iteration 1.
Fig. 5.2(c): Contents of processors during Iteration 2.
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Fig. 5.2(d): C ontents o f  processors during Iteration 3.
The algorithm modifications necessary when L2  * rn are of a similar nature. 
Accordingly, the general algorithm, for a switch with an arbitrary number of 
modules in each stage, is as follows, where m' = max ( L L2, m).
A square array of m' x m' processors is used.
Processor Xjj is initialised as follows, where r = (/ + j) mod m'.
«ij > i < L\ , j  < L2
0 , otherwise.
Ajr , i <L\  , r  < m
0 , otherwise.
Brj , r < m , j < L 2
0 , otherwise.
The algorithm requires m iterations (iterations zero through m -1). Processor 
Xij executes atomic (/, (/ + j  - k) mod m', j)  during iteration k. After each iteration 
processor X,y forwards the updated value of Brj  to processor X g  + j) mod m>t j  
and of A¿r  to processor ( j+ \ )  modm’ ^ d  retains Kjj.
Consider the application of this algorithm in the case where Lj = 2, L2  = 3 
and m = 4. In this situation, m' = 4, and the implementation is identical to that 
considered in Fig. 5.2, where L\ = L2  = m = 4, except for the initial conditions, 
which are as shown in Fig. 5.3 (a).
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(a) Full set o f processors.
(b) Reduced set of processors.
Fig. 5.3: Initial conditions for L \  =2, m  = 4, and L 2 =  3.
Note that 22 o f the 48 registers in this example are initialised to zero. If 
register K  o f  a processor is initialised to zero, the contents o f  its A  and B registers 
are never altered, but are simply stored for one iteration, before being forwarded to 
an adjacent processor. If all the AT registers in a column contain zero, the B 
registers in that column are redundant If all the K  registers in a row contain zero, 
the A registers in that row are redundant After the elimination o f  redundant 
registers, the processor layout is as shown in Fig. 5.3 (b).
N ow  only six (i.e., L \  x L 2) processors are required. The necessary 
synchronisation between the arrival time o f and Brj  into processor Xjj is
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ensured by the buffers at the end o f each row or column, which store the number o f  
channels available in those groups over which path allocation is not being 
attempted during the current iteratioa
In general, a switch with L j input modules and ¿ 2  output m odules requires a 
processor array with L \  rows and L2 columns. If L \ < m ,  each column requires m 
- L \  additional B registers. If  ¿ 2  <  m, each row requires m - L 2 additional B 
registers. Thus there is a modest penalty in terms o f  circuit complexity in 
implementing a switch where m > min (L \, L j) .  This penalty can be avoided if  the 
bandwidth o f the intermediate stage is increased by increasing S \  and S 2, rather 
than by increasing m.
5.2.5 Modular growth of the switch.
Switch growth will be achieved by fixing the dimensions o f  the switch 
modules, and then expanding the switch size by adding input and output modules 
when need ed  The number o f intermediate stage modules m ust also be increased as 
appropriate to maintain the quality o f  service.
At least two strategies may be considered in incorporating the facility for 
modular growth in the path allocation circuitry. Firstly, the circuitry must be 
designed such that it operates with a fully expanded switch, i.e., where L \  =  
L xmax  , L2 = L2max  and m = « « « .
Modular growth can then occur in the follow ing ways:
(i) a full -sized ¿ i max x L 2max  processor array is installed, with K jj , /4,r  
and B rj  initialised to zero for the null modules. After the addition o f  an extra 
module, the initialisation circuitry would be reprogrammed appropriately. This 
corresponds to the example in Fig. 5.3 (a), where the full-size switch is assumed to 
contain four modules in each stage.
(ii) a minimally-sized L \  x L 2 processor array is installed. Shift registers are 
used to store the excess A jr  and B rj  values in each row and column. This 
corresponds to Fig. 5.3  (b). These shift registers are replaced by processors as 
appropriate when expansion takes place.
The first approach requires the larger initial capital outlay, but has the 
advantage that switch expansion may take place while the switch is in commission  
without difficulty. Hybrids o f these two approaches could also be considered.
5.3 Implementation of the processing element.
5.3.1 Design requirements.
The processor must execute the atomicQ procedure, and thus must perform
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two types o f  operation:
1. Find the minimum of three numbers.
2. Perform three subtractions.
Since the number o f  processors required ( L \  x L 2 ) can be large, it is 
imperative that each processor be implemented using comparatively few  gates. A  
second, and equally compelling, reason to have a simple processor implementation, 
is that the circuitry w ill be required to operate at a high sp eed
Given that the path allocation algorithm, as described in section 5.2, will be 
feasible only if  a simple, high-speed implementation can be found for the 
processing element, the design o f  this element will now be considered in some 
detail.
5.3.2 A bit-serial implementation.
A number o f  approaches to the implementation o f the processing element are 
possible. One approach is to use a bit serial arithmetic. The width o f the ring 
interconnecting rows o f  processors will be large, given the large number o f  entries 
in the vector o f  Brj  values which must be passed from input module to input 
module after each iteration. Transmitting the Brj  values in bit-serial form reduces 
the ring width. Fig 5.4 shows a possible im plem entatioa
Unfortunately, determination o f the minimum requires values to be presented 
most significant bit first, while bit serial subtraction requires values which are 
presented least significant bit first. Hence the processor must be able to perform 
bit reversal on the quantities processed.
It will now be demonstrated that the execution time o f the path allocation 
algorithm is quite short, and that the hardware required is o f modest complexity. 
This requires a description o f  the minimisation circuitry at the gate level. 
Implementation o f the bit-serial subtractors poses no difficulties, and the bit 
reversal may be performed by the appropriate use o f  shift registers. Hence no 
details will be provided o f the relevant circuits.
A method for determining the minimum using bit serial arithmetic will now be 
described. It may be shown that the minimum o f three numbers may be found as 
follows:
Suppose the three numbers are represented by n binary digits, i.e.,
A = an_ i an_ 2  a0 ,
B = bn_ i bn. 2  b0 ,
and
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K  -  kn. i kn_2  k0.
The result is
R  = min 04, B, K)
=  rn-l r„-2
B .
A k
■>D
-> D
I BR BR
- ■> Min
B a
D
> g R
* + > Aout
M in : Minimisation circuit 
BR: Bit Reversal 
D: Delay 
TC: Token Count
. A
Y
TCout
Fig. 5.4: A possible Implementation of the atom ic0  processor.
A finite state m achine with seven states is used. The state number is
S  = SA SB SK.
Note that = 1 <=> A is known to be greater than B  or greater than K, that 
Sg  = 1 <=> B is known to be greater than .4 or greater than K , and that S^- =  1 
<=> K  is known to be greater than A or greater than B. The case where 5 = 1 1 1  
cannot arise.
The purpose o f  the finite state machine is to determine which o f the three
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numbers A , B , and K  is known to be greater than the minimum. If this situation is 
detected, the corresponding bit o f  the state number (SA , Sg ,  or S r )  is set. Hence, 
the minimum corresponds to the number for which the corresponding state bit is 
zero. If two or more state bits are clear, the corresponding numbers must be equal 
in magnitude.
Initially, the state number is cleared to zero, since at first any one o f  A ,  B , or 
K  could be the minimum. The state is then updated based on reading the bits o f  A,  
B  and K ,  most significant bit first. It may be shown that the correct value for the 
state number w ill be obtained if  the finite state machine evolves according to the 
following equations, where j  is the number o f  the bit being inspected, which 
decrements from « -1  to zero.
sAd) = Sa O'+V + x -aj  ■
*%(/) = SB(J+1) + X  ,bj ,0 < j<n,
and
% (/)  =  % (/'+ 1 ) +  * - kj  ■
where
X  = (SA (J+\) + aj) (SB(j+\) + bj) (SK (j+l)  +  kj)
and
5,400 = SB(n) = Sj^in) = 0 .
The result R  can then be found using
ri = SA O'), aj + SB(j).bj + SK O'), kj , 0< j< n.
This algorithm can be implemented in bit-serial form.
The realisation requires twenty-six gates, and uses n clock cycles to find the 
minimum. The three inputs are clocked serially, most significant bit first, into the 
circuitry, w hile the result R appears, most significant bit first, at the circuit output.
If A , B  and K  have different word lengths, the number o f iterations required 
by the above algorithm is the number o f bits in the longest word. The execution 
time can be reduced somewhat with a simple modification to the algorithm. 
Suppose B has the smallest word length with n bits, and that A  and K  are both m  
bits long. Then only ;i+ l iterations suffice to find the minimum. To achieve this,
bit an is replaced by an +  an+ \ + .......+ am. \  and bit kn is replaced by kn +
kn + \  + ..........  + km . j , where '+' denotes a logical OR.
The algorithm still gives the correct result since A cannot be the minimum
unless A < 2n. However A < 2n <=> an + an + j + ..... + am. \  =  0. If A > 2n, it
can be replaced by any value which exceeds 2n- \ ,  without introducing an error.
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The execution time o f the algorithm depends on the clock rate, the number of 
iterations required (which is a function o f the switch size) and on the number o f  
clock cycles required per iteration. The number o f  cycles required for the processor 
to complete one iteration o f  the algorithm will now be determined for a specific 
example. It is supposed that A, B  and K  have word lengths o f  3, 4 and 7 bits 
respectively. The propagation delays between adjacent processors on the A ring 
and B ring are assumed to be 1 clock cycle and 2 clock cycles respectively.
Clock
Cycle
Events
0 min. receives k^  +  £5 +  ¿4  +  £3 , ¿>3 , 0 .
1 min. receives k2, b2, a 2, outputs m3 .
2 min. receives k \ ,  b \ , a j , outputs m 2.
3 min. receives Icq, b0, a0 . outputs m \.
4 min. outputs m0 and forwards it to subtractors.
5 subtractors output new kQ, b0 , a0 .
6 subtractors output new  k \ , b \ , a \ .
7 subtractors output new k2, b 2, a 2, new a0 received
9 subtractors outputs new ¿4 , ¿3  +  ¿4 ; new a2, b \  received
10 subtractor outputs new ¿5 , k^+k^+ks,', new b2 received
11 subtractor outputs new £5 , k ^ + k ^ k s + k fr  new  ¿3  received
T able 5.1: E xecution schedule for the circu it o f  Fig. 5.4.
Cycle zero is assumed to be that cycle immediately before the minimum- 
calculating circuit (abbreviated below to min.) produces its first output bit. Hence 
execution proceeds according to Table 5.1.
It is apparent that cycle 11 corresponds to cycle zero o f  a new iteration. Thus 
one iteration o f  the algorithm requires eleven clock cycles. This would be 
increased to 9+Z if Z  > 2, where Z is the propagation delay between processors cm 
the B ring (in clock periods) since the new 63 would not then be received until 
cycle 9+Z.
The value o f Z  will be implementation-dependent. It will depend on the
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distance between processors on the B ring, the group velocity on the ring, and on 
the drive capabilities o f  the B out  circuitry o f  each processor. This must be 
designed such that less than half a clock cycle is required for a transition between 
voltage levels, as otherwise the system could not be clocked at the required rate. 
Assuming that this can be achieved, and assuming reasonable values for processor 
separation and group velocity, a value for Z o f one cycle or less appears 
achievable in practice, for clock rates up to several hundred MHz.
5.3.3 A faster bit-serial implementation.
The execution time per iteration can be further reduced by clever design o f (he 
atomicO processor. A  faster bit-serial implementation o f  the processor is shown in 
Fig. 5 .5. This calculates all possible results for the new values o f  A, B and K, and 
discards those which are incorrect. The logic equations governing its operation are 
described in detail below. The execution schedule for this circuit, for the example 
considered in section 5.3 .2 , is shown in Table 5.6. The execution time o f this
implementation is 82% o f  the earlier design, for a fixed clock rate. Such an
incremental improvement in circuit performance may be crucial to the successful 
implementation o f the path allocation algorithm, in the case where the required 
clock rate approaches the lim it achievable with a given fabrication process.
The number o f  clock cycles per iteration is larger than it would otherwise be 
in the bit-serial implementation above because o f the necessity o f  bit reversal. 
This requirement can be avoided by adopting an alternative strategy, whereby all 
possible results o f  the subtraction are calculated, and the correct results are 
multiplexed onto the output lines.
The processor must calculate:
A ' *r- A -  min  (A , B, K),
B ‘ « -  B - min (A, B, K),
K '  <— K  - min (A, B, K).
The required operations may be rewritten as
A '  <— m ax(A-A ,A-B ,A-K ),
B ' <— min (B-A, B-B, B-K),
K '  < - min 0K-A, K-B, K-K).
i.e.,
A' max  (0, A-B, A-K),
B' <— min (B-A, 0, B-K),
K' 4-  min (K-A, K-B, 0).
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There arc three possible sets o f  outcomes,
(i) if  A is the minimum
A ' «— 0
B' <r- B - A
K ' <— K - A
(ii) if B is the minimum
A '  < - A - B
B ' <r- 0
K ' <r- K - B ;
(iii) if K  is the minimum
A ' <— A - K
B' <— B - K
K' <- 0 .
Thus only six subtractions need to be performed to obtain the results A', B ' 
and K'. The key to this approach is to select which register (i4, B or K) is assigned 
the value zero, and which pair o f  subtraction results is assigned to the other two 
registers.
The algorithm proceeds as follows.
Calculate
R l = B - A .
R 2 = A - K ,
R3 = B - K,
R4 = A - B .
R5 = K - A ,
and
R6  =  K - B .
Let
_ I R 1> 0 
! 0. /?! < 0 *
N ote that E \  =  1 <=> B >  A.  Also
184
Chapter Five: A New Three-Stage Broadband Switch
_  1, R2 > 0 
E2 ~ 0 , r 2 < 0 •
Note that E2 = 1 <=> A >K.  Similarly
1, R, > 0
* - 0 . 4  < 0 '
so that £ 3  =  1 <=> B > K .
Given the values o f  E \ ,  E 2, and £ 3 , the relationship between the minimum 
and the values o f E \,  E2 and £ 3  is as shown in Table 5.2.
£  register values Corresponding
E \ E l £ 3 Inequalities Minimum
0 0 0 B<A A<K B<K B
0 0 1 B<A A<K B> K X
0 1 0 B<A A> K B<K B
0 1 1 B<A A> K B> K K
1 0 0 B> A A<K B<K A
1 0 1 B> A A<K B> K A
1 1 0 B> ,4 A> K B<K X
1 1 1 B> A A> K B> K K
Table 5.2: Truth table for determ ination o f  the m inim um .
An .r in the minimum column indicates a combination o f E \ ,  E 2 and £ 3  which 
leads to a contradiction and which thus cannot arise. Without exploiting these 
'don't care' states, the minimum can be determined as in Table 5.3.
Hence, A', B ' and K '  may be determined in accordance with Table 5.4.
The 'don't care' states can now be exploited to yield the minimum set of 
conditions shown in Tables 5.5 (a) through 5.5 (c). This algorithm may be 
implemented in bit-serial arithmetic as shown in Fig. 5.5. The number o f clock 
cycles required per iteration o f the algorithm shall now be determined.
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Suppose A, B and K  are each n bits long. Ain , , and K j n enter least
significant bit first. After n clock cycles, the «-bit registers Ri-R(j  have been 
loaded with the correct values. On the following clock cycle, the subtractors 
produce a '1' if  underflow occurs. Since, for example, E \  =  0  if  and only if 
underflow occurs in calculating B-A , the 1-bit registers E \ - E j  are loaded with the 
correct values during this cycle. A  further n iterations suffices to transmit all bits 
o f  the results to A o u t , Bo u t , and K o u t .
Condition Minimum
= 0 , £ 3  =  0 B
e 2 =  1 , e 3 =  1 K
E i  =  1 , E2  =  0 A
Table 5 3 :  M inim ised truth table.
Condition A ' B' K '
E i  = 1, E 2 = 0 0 « 1 * 5
E[  = 0 , = 0 r 4 0 * 6
e 2  = 1 , e 3 =  1 * 2 *3 0
Table 5.4: G eneration o f A ', B ',  and K \
The absence o f bit reversal in this implementation means that the pipelining in 
the architecture may be increased, thereby reducing the number o f clock cycles per 
iteration. Considering a situation where A, B and K  have word lengths o f 3, 4 and 
7 bits respectively, as was assumed in the schedule o f Table 5.1, the number of
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clock cycles required is given by Table 5.6.
Condition A '
£ , £ 2 0
( £ ,£ 2).£3 * 4
(£ j£ 2).E 3 * 2
(a) generation o f  A '.
Condition B'
£ , £ 3 0
(E ,£ 3) .£ 2 * 1
( £ ,£ 3).E 2 *3
(b) generation of B'.
Condition K '
E2E3 0
( £ 2£ 3).£ . * 6
(E2E3).E, * 5
(c) generation of K \
Table 5.5: Generation of A ’, B ’ and K ’.
It is apparent that nine clock cycles suffice for one iteration to be completed. 
Here it has been assumed that data transmitted on the A ring or the B ring is 
received by the adjacent processor after a delay of one cycle. If  the propagation 
delay Z (in cycles) is larger, the number o f  cycles per iteration increases to 8 + Z.
Each subtractor requires 14 gates to implement. Thus the total number of  
gates required is approximately 200. This assumes the use o f static storage 
techniques to implement the registers (with four gates per register) and could be 
reduced substantially if dynamic techniques were employed.
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Fig. 5.5: A faster bit-serial processor.
The execution time could be reduced further if  a bit-parallel implementation 
was used for calculations involving K. The values o f  E \ ,  E 2 and £ 3  would then be 
known at the end o f cycle 4, a saving o f  three cycles in the execution time. This 
saving would be unlikely to be worthwhile, given the considerable increase in the 
number o f  gates required to implement the processor. However, if  the word length 
o f K  w as greater, this might be the more econom ic realisation.
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Clock Cycle Actions
0 Read oq, bq,
1 Read o j ,  b j ,  k\, output rg to register r2 (1 £  /  £  6)
2 Read a2, b2, k2, output r\
3 Read ¿ 3 , ¿3 , output r2
4 Read *4 , output 7-3
5 Read ¿5 , output r4
6 Read ¿5 , output >-5
7 Read *7 , output rg; E \ E 2,E 3 available at end o f  this cycle
8 Calculate oq, , Jtp
9 Calculate a j , b \ , k\; read oq, b^y, k^  at input side
Table 5.6: Execution schedule for the circuit o f Fig. 5.5.
5.3.4 Bit-parallel implementations.
If bit-parallel arithmetic is used, the number o f  cycles required can be 
reduced. The amount o f reduction depends on the complexity o f  hardware used  
For exam ple, the minimisation circuit for the example above has eleven inputs and 
three outputs. If combinatorial logic is used to implement it, the output will be 
available within one cycle. The use o f sequential logic decreases the complexity, 
but now  more than one clock cycle is required to obtain the result. Thus, if one 
iteration o f  the algorithm is required to execute within a fixed amount o f time, a 
trade-off may be performed between circuit complexity and operating speed  The 
number o f  iterations required o f the algorithm is 2+Z+tm+ts , where tm  and ts  are 
the number o f  clock cycles in excess o f  one required by the minimisation and 
subtraction operations. Thus, assuming a hardware o f  reasonable complexity, 
calculation o f  the minimum would be performed in two cycles (operating on two 
numbers per cycle) as would subtraction. With the previously considered value of 
Z, this gives an iteration duration o f six cycles, as compared with eleven cycles for 
the bit-serial implementation. Thus the clock rate required is approx. 50% of that 
required for bit-serial operation.
The bit-serial implementation requires approximately 90 gates. The bit- 
parallel version could have various numbers o f gates, depending on 
implementation, but 220 might be a typical figure. Thus the product o f  clock rate
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and number o f  gates is approximately constant
5.3.5 Processor implementation in CMOS.
The feasibility o f  implementing an atomic( )  processor has been demonstrated 
above. Three possible design strategies have been discussed. It has been shown 
that the processor m ay be implemented with 100-200 gates. Thus many copies o f  
the processor could be fabricated on a single chip. It follow s that the chip size  
may be limited, not by the processor complexity, but by pinout limitations.
The feasibility o f  the design may be demonstrated by reference to the state o f  
the art in M OS IC design for broadband communications, as typified by the 
follow ing sample o f  results from the literature.
Hickey and Marcus [10] described a CM OS implementation o f  the Sunshine 
switch, described in Chapter Two. Their basic building blocks were 32  x  32  
Batcher and banyan chips, and they achieved a data rate o f  170 M b/s, using a 1.2 
fim process. However, they reported difficulties in constructing larger switches 
from these modules, due to problems in maintaining bit synchronisation
Other authors have reported switch designs operating at data rates greater 
than or equal to the ATM  rate. Hoffman and Muller [11] described a single-chip 
16 x 8 shaied-buffer switch which operates at a data rate o f  180 M b/s. The chip 
contains 770k transistors in a 1 pm process, and consumes 3W . W eston et al. [12] 
designed two integrated circuits comprising a multiplexor-demultiplexor pair. The 
process used was 0.75 pm N M O S. Each chip contained approx. Ik  transistors, 
and consumed 0.5 W  with a 3.5 V logic swing. The multiplexor output was at a 
rate o f  622.08 Mb/s.
High-speed logic systems o f considerable com plexity can be fabricated on one 
chip. Yano et al. [13] described the fabrication o f a static 32-bit ALU for a 250  
M H z RISC system. A 0.3 pm 3.3 V BiCM OS process was used, the number of 
transistors on the chip was 14k, and power consumption was quoted as 39 mW. 
This suggests that the row o f atomic( ) processors required for each input module 
could be implemented using only a few chips. However, the requirement to 
transmit the B out signal off-board will slow  the atomic( )  processors.
The achievable off-chip data rate o f  CMOS integrated circuits is much less 
than that on-chip. This problem was considered by Ishibe et al. [ 14] who described 
the implementation o f  high-speed CMOS I/O buffer circuits. They fabricated 
current-mode buffers in a 0.5 pm process, which could be designed to interface 
with ECL or voltage-mode CMOS circuits. A 700 M b/s inter-chip data rate could 
be achieved.
The results reported by the above researchers suggest that it will be possible
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to construct a switching system o f the type proposed here using CMOS or 
BiCMOS technology in the short term, provided that a robust technique is used to 
maintain bit synchronisation across the system.
5.3.6 Processor speed requirements for an input-queued 
switch.
The time within which the algorithm is required to execute depends on 
whether cells losing contention are discarded or are queued until the next time s lo t  
Consider the case where cells losing contention join an input queue. The queue 
controller, when it submits a cell to the path allocation process, retains a copy in 
the input buffer. It then awaits an acknowledgement signal from the path allocation 
hardware, indicating whether the cell has been allocated a path through the switch, 
or has been discarded. It then submits the copy cell (if the original cell was 
discarded) or it purges the copy cell and submits the next cell in the input buffer (if 
the first cell was successfully routed). The acknowledgement must be returned 
within the duration o f  one time slot so that cells can be submitted to the switch in 
successive time slots. Hence the time taken for the path allocation process to 
execute should be less than the duration o f  one time s lo t  This stringent 
requirement could be relaxed if preservation o f  cell sequence was not mandatory, 
since a cell losing contention could then rejoin the queue in a later time s lo t
N o acknowledgements are required if  there is no input queuing. Hence the 
path allocation process need not execute within one time s lo t  However, it must 
still be possible to submit cells to the switch in successive time slots. Additional 
copies o f  the path allocation hardware are required to ensure this, equal in number 
to the execution time o f the path allocation process in time-slots. For example, if 
the path allocation process has an execution time o f  two time slots, cells arriving 
during even-numbered time slots will be processed by one copy o f the hardware, 
and cells arriving during odd-numbered time slots will be processed by another. 
Hence a trade-off may be performed during switch design between processor speed 
and the number o f processors required. Omitting the input queues has the 
additional advantage that no hardware is required to generate the 
acknowledgements.
5.4 Additional hardware.
5.4.1 Hardware functions.
Hardware is also needed in each input module to perform the following tasks 
before and during the path allocation process :
•  to count the number o f requests for each output module so as to obtain the 
initial values o f  the Ky's;
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•  to forward a routing tag based on the results o f path allocation to each 
input cell.
Two methods for implementing the former task will now be described.
5.4.2 A sequential algorithm for counting requests.
The counting o f requests can be performed by the hardware o f  Fig. 5 .6  [8], 
This merges the input cells with a set o f  control packets, one for each input 
module, in a Batcher sorter (with n \+ L 2 inputs and outputs), in the manner 
described in [15]. Idle inputs submit an inactive packet to the sorter. The sorter 
output contains (starting at the /owesr-numbered output in Fig. 5 .6) the control 
packet for output module 0 , followed by all the data cells intended for output 
module 0, followed by the control packet for output module 1, etc. The inactive 
packets are sorted to the highest-numbered outputs. This is achieved using a 
routing tag o f the type shown in Fig. 5.7.
Here A =  1 (0) for an inactive (data or control) packet and D/C = 1 (0) for a 
data cell (control packet).
The address generators in Fig. 5 .6  serve different purposes during the 
counting o f requests and in routing tag assignm ent When counting requests, they 
determine the type o f packet which is present at the corresponding output o f  the 
Batcher network, and generate a bit (the identity bit) which is 1 for a control 
packet or an inactive packet and 0 for a data packet (cell). A  copy o f  the identity 
bit is stored in a one-bit register which is connected to its neighbours in adjacent 
address generators in such a way as to form a shift register.
These bits are shifted n \+ L 2 times (in the direction shown in Fig. 5.6) from 
address generator to address generator, and hence into a counter o f  wordlength 
p o g 2 (m)] which is reset upon receiving a 1 (a control packet or inactive packet) 
and incremented on receipt o f  a 0 (data cell). Each time a 1 is received the counter 
contents are rotated into Kj  q, AT,-q is rotated into AT/ j, etc. After n \+ L 2 shifts 
the appropriate values are stored in the K u  registers.
5.4.3 A faster method for counting requests.
The method o f request counting described in the previous section has the 
disadvantage that it sequentially determines the number o f cells requesting output 
modules L2- l , L 2-2, etc. The total number o f  clock cycles required is n j +  L2> i.e., 
the sum o f the number o f input ports per input module, and the number o f output 
modules. Hence, the required clock rate may be excessive in a large switch, given 
that request counting, path allocation, and routing tag assignment, must (ideally)
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A faster, parallel, implementation would simultaneously calculate (the 
number o f requests from input module i for output module j )  for all values o f  j  (0 
< j <  Lj).  Suitable hardware will now be described. The execution time for this 
hardware is 2[’log2(/»i +Z ^)]+1 clock cycles, which is substantially less than that 
for the sequential hardware described above, at the price o f  an increase in 
hardware complexity.
all take place within the duration of one time slot.
Xy : Processor (input module /, output module j)
RPG: Routing Packet Generator 
AG: Address Generator
Fig. 5.6: Hardware for counting requests and generating routing tags.
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low  order address D /C output m odule address A
bits
lime <--------
Fig. 5.7: Routing tag for Batcher network.
The hardware required is shown in Fig. 5 .8  [9]. Data cells from the rt\ input 
ports associated with input module i are merged with L2 control packets (one per 
output m odule) by a Batcher sorting network. The merge operation is performed in 
such a w ay that idle cells (i.e., empty cells from inactive input ports) are sorted to 
the highest-numbered output ports o f  the Batcher network. This is achieved by 
inverting the D /C  bit in the routing tag shown in Fig. 5.7.
If the control packet for output module j  appears at output Dj  o f  the Batcher 
network, then the data cells ( if  any) requesting that output module appear at lower- 
numbered output ports o f  the sorter (ports Dj-lJDj-2, etc.), as shown in Fig. 5.8.
Under these circumstances, it may readily be shown that
Di  = + j  J «=o
where Kfu is the number o f  data cells requesting output module u, and / is 
fixed, since the Batcher network processes only requests from input module /.
The key to the new method o f  request counting is the observation that
D0 , 7 =  0
iJ Dj - Dj.\ - 1, /  > 0 '
The necessary subtraction can be performed very efficiently, since
Dj — Dj-\ - 1  =  Dy + Dj+l
where D is the l's complement o f D, obtained by bitwise inversion o f D. It 
follow s that the value o f Kij can be generated using a serial adder, and can then be 
stored in the AT register o f the appropriate atomicQ processor, labelled X ,y .
It is necessary to generate a concentrated list o f  the values D0, D ,, D2......
as input data for the serial adders. These values are available at the address 
generators which have received control packets from the sorter outputs, but are not 
concentrated onto contiguous outputs. Hence a concentrator is required. This is the 
purpose o f  the inverse S-banyan shown in Fig. 5.8.
The address generators forward only control packets to this network. Address 
generators which have received a data cell or an idle cell through the Batcher 
network submit an inactive packet to the concentrator. The address generator
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which receives control packet j  from output Dj  o f  the Batcher network appends a 
data field to the packet containing the value o f Dj. This packet is then routed to 
output j  o f  the concentrator. A total o f  L2 control packets is thus simultaneously 
launched into the concentrator, and these are routed to the serial adders at outputs 
zero through L2- \ ,  without blocking. The absence o f  blocking within the 
concentrator will now  be verified.
It was shown in Chapter Four that the inverse S-banyan is non-blocking if, 
for any pair o f  input ports I \  and I2, requesting output ports 0 \  and 0 2 
respectively, with 12 > I  \ and 0 2 > 0 \ y the following is true:
0 2 - 0 \  < l 2 - l \ .
In the present application, the input ports are
h  =  Dj
and
I2 = Dk
and the output ports are
° \  - J '
and
0 2 = k,
with k >j.
Hence the non-blocking condition becomes
k - j < D k -D y
The number o f  requests for each output module must be non-negative, i.e.,
K ij>  0.
Since
Dk ' Dj =  I K iu + k - jJ u=j+]
it follow s that the condition for the network to be non-blocking is always 
satisfied.
The concentrated list o f  Dj values is read by the serial adders shown in Fig. 
5.8, the upper input being inverted. Hence the K y  values are generated, and passed 
to the atomicQ processors. The example considered shows three requests for 
output module zero, two for output module one, and none for output module two. 
It can be seen that the correct values (i.e., 3, 2 and 0) are returned to processors
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XjQ, X j i  and X j2 respectively.
The submitted packets take two cycles to propagate through each stage o f the 
concentrator (one cycle to identify if  the packet is active, and another to determine 
where to route it) and an additional clock cycle is required before the serial adder 
generates the least significant bit o f  the appropriate Kjj  value. H ence the number o f  
clock cycles required by the request count hardware before path allocation can 
commence is
2flog2(n, +¿2)1+1.
This compares favourably with the n j +  L 2 clock cycles required by the 
previous algorithm.
AG: Address G enerator
Fig. 5.8: A faster method o f counting requests.
5.5 Routing tag assignment.
5.5.1 Principles of the method.
The algorithm used for routing tag assignment is best described by means o f  
an example. W e assume that there are four intermediate switch modules, labelled 
ISMq to ISM 3 , and consider how to assign routing tags to the cells from input 
module zero ( IM q) which have requested output module one
Let us assume that four cells from I M q  have requested output module zero 
( O M q ) ,  and that seven cells from I M q  have requested O M \ .  Hence, the first 
thirteen outputs o f  the Batcher sorter are as shown in Fig. 5.9, after the data cells 
have been merged with control packets, as discussed in section 5.4.2.
The results o f  the path allocation process for cells from I M q  requesting O M \
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are produced by processor Xq i - Som e means must be found to forward these 
results to the relevant cells, which appear at sorter outputs six through twelve. We 
assume that paths are allocated in the order shown in Table 5 .7 . Thus one cell 
loses contention.
iteration 0 1 2 3
routing via ISM \ I Shift ISM ^ i s m 2
no. o f  paths 3 1 0 2
Table 5.7: An example o f path allocation.
Note that a connection has already been established from processor Xqj (via 
the routing packet generator for O M \)  to sorter output five, as shown in Fig. 5.9. 
Thus the relevant routing information may be easily forwarded to sorter output 
five. The problem remains o f  how to relay this information to the data cells at 
sorter outputs six through twelve.
The solution to this problem would be trivial if  all seven cells were to be 
allocated a route via the same intermediate switch module. The address generator 
at sorter output five could generate seven tokens, each granting access to that 
intermediate switch module. These seven tokens would be forwarded to sorter 
output six , where one would be seized. The remaining sue tokens would be 
forwarded to sorter output seven. After seven iterations o f  this procedure, all seven 
data cells would possess the necessary token, stored in the associated address 
generator.
5.5.2 Sequential implementation.
This token passing algorithm is easily implemented in hardware. Each address 
generator stores data concerning tokens as a routing packet containing two fields, 
which are the token address (indicating the address o f the intermediate switch 
module to which access is being granted) and the token count (indicating the 
number o f  such tokens). Routing packets are received by the address generators 
associated with control packets (such as that at output five in our example), from 
the appropriate routing packet generator. Other address generators receive a 
routing packet from their neighbours at the start of each iteration o f the algorithm. 
If the token count is zero, this routing packet is discarded. Otherwise the token
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count is decremented, and the routing packet is stored in the address generator, and 
is forwarded to the adjacent generator at the start o f  the next iteration.
The hardware required is thus very simple, with a unidirectional flow o f data 
from address generator to address generator. Once all the tokens have been 
distributed (after seven iterations), subsequent iterations o f  the algorithm cause no 
changes in the route assignments, so that the number o f  iterations performed is not 
critical, provided it is not too low.
The same hardware may be used to solve the problem o f assigning routing 
tags to the data cells when paths through more than one intermediate switch 
module have been allocated. The technique is to execute multiple passes o f the 
above algorithm, each for a different token address, and each with an appropriately 
chosen value for the token count. An address generator may then receive a 
succession o f routing packets, each with a different token address. However, only 
the last such packet received will contain the correct token.
Five passes o f  the algorithm suffice to supply all the data cells with the 
correct token in the example o f Fig. 5.9, as shown below.
Pass One: Seven tokens are received for ISM  j .  At the end o f  this pass, all 
seven cells have been assigned a route through ISM \.
Pass Two: Four (i.e., 7-3 ) tokens are received for ISMq. At the end o f this 
pass, four cells have been assigned a route through ISMq. Three cells (i.e., those at 
sorter outputs ten through twelve) have retained their tokens for ISM \.
Thus, at the end o f  Pass Two, the correct number o f  cells has been assigned 
a route through ISM  j .
Pass Three: Three (i.e., 7 -3 -1 )  tokens are received for ISM$.
Pass Four: Three (i.e., 7 -3 -1 -0 ) tokens are received for ISM2.
Pass Five: One (i.e., 7-3-1-0-2) null token is received, indicating that one cell 
has lost contention.
At the end o f Pass Five, a route through each intermediate switch module has 
been assigned to the correct number o f cells, as shown in Fig. 5.9. In particular, no 
route is assigned via ISM^. The key to achieving the required result was the correct 
choice o f token count for each pass o f the algorithm. The sequence chosen was 
{7,4 ,3,3 ,1}. This is identical to the sequence o f  ATqj values generated by processor 
•Yqi during the path allocation process, i.e., it is equal to the number o f  cells not 
yet allocated a path after each cycle o f path allocation. Thus, the necessary 
sequence o f token counts may be obtained from the TC0Ut output o f  the processor, 
shown in Fig. 5.4.
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Each pass o f  the algorithm can commence after the first iteration o f  the 
preceding pass. Hence the execution time increases only slow ly with the number o f  
passes. Routing tag assignment can thus be carried out as follow s [8].
The routing packet generator associated with processor X y  generates a 
routing packet, concurrently with each iteration o f the path allocation algorithm. 
The token address is the value o f r, the intermediate switch module through which 
the processor is attempting to route cells. This value can be easily generated by a 
counter decremented after every iteration o f  the path allocation algorithm. The 
token count is set to the value o f  K¡j. This routing packet is forwarded to the 
address generator associated with control packet j  through the Batcher network in 
Fig. 5.6.
Each address generator perfoim s the actions illustrated in F ig. 5 .10  after 
every iteration o f the path allocation algorithm. Upon completion o f  the path 
allocation algorithm, the value o f  K y  is equal to the number o f cells which have 
lost contention. This is forwarded to the relevant cells in a special routing packet, 
whose token address field indicates that these are null tokens, which flag the 
corresponding cells as having lost contention.
Upon completion o f this process, the token address and token count values 
stored by each address generator comprise a unique routing tag, which is then 
prefixed to the associated data cell. The cell is submitted to the first stage o f the 
switch, and is thereby routed to the appropriate intermediate switch module.
The operation o f this algorithm for the example considered earlier is shown in 
Table 5.8. The data stored in each address generator at the end o f  each iteration of  
the algorithm are shown. After nine iterations, the routing tags have been
successfully assigned.
It shall now be shown that the address generator is o f  modest complexity. A 
possible implementation is shown in Fig. 5.11 in the case where the token count 
occupies 3 bits and the tag is also three bits long. A description o f  the functions 
performed by the various registers shown in Fig. 5.11 follows.
A bit-parallel arithmetic is used in the interest o f high-speed operation. This 
requires special care because there is then a mismatch between the rate at which an 
address generator may load data (in parallel) from the address generator above it, 
and the rate at which it may receive data (serially) through the Batcher network. 
The solution to this problem o f mismatched data rates is to generate dummy 
outputs with zero token counts while data is being read from the Batcher network. 
These dummy routing packets are then ignored by the next address generator in 
fine. The inputs and outputs are as follow s.
Sjn is the serial output from the Batcher network. Sout is the serial output to
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the first stage o f the switch. TA¡n (TA0Ut) is the token address from (to) the 
address generator above (below). TC{n (TC0Ut) is the token count from (to) the 
address generator above (below).
Tokens
Om Two Dvm Fmg
3  0  0  0 Q  3 0 0 0 Q II0 0 0 CD II0 0 0 QH0 0 00 30 0 00 3 0 0 0 0 3 0 0 0 0
RPG , RPG,
t r c
><
TC
□  □ □ □
K.o K " 1
Fig. 5.9: An example of route assignment
OM da* |
OM dftta 1
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The address generator contains three registers, which are:
TC: this 3-bit register stores the token count. It may be loaded 
serially or in parallel.
TA: this 3-bit register stores the token address, and may also be 
loaded serially or in parallel.
/: this one-bit register stores the identity bit, which is set to one for a 
control packet or an inactive celL The system need not distinguish 
between these two cases, since all cells below an inactive cell are 
themselves inactive, and so any spurious routing packets generated by the 
address generator will not be forwarded to active cells. This register will 
also be set if  a null token is received.
Three sim ple combinational logic circuits are also shown, i.e.:
DEC: this produces an output which is equal to its input less one. 
Thus it decrements the input. Its output for a zero input is undefined.
NTD: this is the null token detector, whose output goes high if  the 
token address corresponds to a null token This is used to set the /  register 
if  a null token is received, thereby ensuring that only cells which have 
received a path allocation will be processed by the input module.
ZERO: This is simply a NO R gate, whose output is high if  TC[n is
zero.
The address generator has four modes o f operation, which are described 
below.
First the /  register is loaded with the correct value. It must be set if  the packet 
received is a control packet or an inactive packet. Accordingly, the register is set to 
the logical OR o f the activity 04) and identity (D /C ) bits, which are read in from 
S(n by clocking in the routing tag shown in Fig. 5.7.
N ext the address generator enters its request counting mode. The contents of  
the 1 register are first copied to the most significant bit o f  the TA register. Hence 
the most significant bits o f  the TA registers constitute the Oq + ¿ 2  ) ‘bit shift 
register indicated in Fig. 5.6. These bits can be clocked from TA register to TA 
register, by enabling parallel loading o f these register. Hence the counter in Fig. 
5.6 receives the appropriate sequence o f  bits.
The address generator next enters one o f two distinct modes o f  operation, 
depending on the setting o f the /  register.
•  If /  = 0 , the 7/4 and TC registers load data in parallel. However, the TC 
register can only be overwritten if TCjn is non-zero, as determined by the ZERO
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circuit. Thus, the address generator w ill not accept routing packets with a token 
count o f zero from the address generator above. If the token count exceeds zero, it 
is decremented before being stored, and the new value is forwarded to the next 
address generator.
• If /  =  1, the TA and TC  registers load data serially. The generator must 
periodically wait while a new routing packet is shifted into TA and TC  from the 
Batcher network. W hile this happens, the value o f  TC0Ut is cleared to zero, so 
that the next address generator in line will reject the spurious values appearing on 
the TA outputs. This is performed by the TC-reset circuit in Fig. 5 .11 , which 
simply performs a logical A N D  o f  the TC  register contents and binary zero, to 
ensure that TC0Ut is zero. W hen loading is complete, the TC  and TA  register 
contents can be forwarded to the next generator, since the TC0Ut value is no longer 
being forced to zero.
Note that if  a null token is received, the /  register is set to one.
Hence, it follows that the hardware implements the algorithm in Fig. 5 .11 , in 
addition to the request counting algorithm o f  section 5.4.2.
After routing tag allocation is completed, the data cell is clocked through the 
address generator from to S out, in such a w ay that
(i) the cell is preceded by a new activity bit, which equals the value o f  
the I register;
(ii) this is follow ed by the contents o f  the TA register,
(iii) this is follow ed by the original routing tag o f  the cell.
Note that the A and D /C  bits in the original routing tag (Fig. 5 .7) are deleted 
and the resulting one-bit gaps in the routing tag are closed up. Hence the input 
module receives a cell from the address generator with a routing tag o f  the type 
shown in Fig. 5.12.
It follows that the input module only recognizes cells with A '  =  0 (i.e., active 
data cells which have been allocated a path through the intermediate stage) as 
active data, and that it will forward these cells to the appropriate intermediate 
switch modules.
The routing assignment algorithm described above has the benefit of 
simplicity but its execution time is quite long. However, it operates in parallel 
with the path allocation process, although it takes longer to execute, because o f  the 
delay in propagating routing packets through the address generators. A faster 
algorithm will now be described.
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Fig. 5.10: Address generator (AG) operations during routing tag
assignment
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10 O M , data
11 I OM , data
12 OM 1 data
1 1-7 1 ° -4 11 3 -3 1 2  J i , l 1 x ,0 ! x.O 1 *-° 1
1 - 1 1 -6
1 0 .3 1 3 -2 2 .2 1 x.O 1 x.O 1 * -°  1
1 -
* 1 l -S 1 0 .2 3 ,1 1 2 ,1 1 2 -* 1 2 ’> 1
-
-
- 1 ] -4 0.1 1 3 .0 1 2 .0 1 2 -° 1
1 -
*
- 1 - 1 3 1 0,0 1 0,0 1 ° ’°  1
1 -
*
1 - 1 - - 1 1 1 2 1 1
1 *
1 * 1
1 - 1 - - 1 - 1 1 U  1
[
Each column represents an iteration of the algorithm.
Each row represents the contents of an address generator after it has seized a token. 
V  indicates a null token.
T able 5.8 : A n exam ple o f  routing tag assignment.
5.5.3 Routing tag assignment using a copy network.
Routing tag assignment may be performed more rapidly using a modified 
version of L ee’s copy network [16]. This network is used to broadcast a routing tag 
simultaneously to all the address generators which should receive it. The operation 
o f  Lee's copy network will now  be briefly reviewed.
Lee's copy network is an S-banyan whose routing algorithm has been 
modified to allow broadcasting to a continuous set o f output addresses. The 
routing tag for a 2w-input network consists o f  2n bits, viz., the address o f  the
lowest requested destination /„_//,t. 2  l0 and the address o f the highest
requested destination hn_\hn_ 2  h0. The values o f  Ik and hf, are inspected in
order to determine the routing at stage k.
There are two possible outcomes o f the switching process at stage k.
(i) If I/, =  h/r, the packet is routed to the appropriate switch element
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output, and the upper and lower addresses are unchanged. This case 
corresponds to the usual unicast routing algorithm for the S-banyan.
(ii) I f  lk = 0  and hk = 1 packet replication occurs. One packet is 
routed to output zero, with an unchanged lower address, and an upper
address o f  hn. \  h ^ i  0  1 .......1. The other packet is routed to output
m e , with an unchanged upper address, and a lower address o f  ln. \  
 /* + 1 1 0  0 .
T A*. T C *
TA out TC out
Fig. 5.11: A possible address generator implementation.
lo w  order address output module intermediate module address A '
bits address
time *----
Fig. 5.12: Routing tag after path allocation.
Note that the case where =  1 and hj( = 0  cannot arise, since, by definition, 
the upper address is greater than or equal to the lower address, and ij =  hj for k < j  
< n.
Lee refers to the above algorithm as the Boolean interval splitting algorithm. 
In practice, since the routing in stages k-1 through zero depends only on \
2 , Iq and h ^ i   hg, the upper address for output zero in case (ii) need
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only be j where x  is a 'don't care' and xn.k  ( 1^. i )  means a sequence o f ri­
le (Jt-1) consecutive x's (l's ) respectively. Similarly, the low er address for output 
one in case (ii) may be x 0^.  without giving rise to routing errors.
RPG : routing packet generator
AG : address generator
Fig. 5.13: A faster m ethod o f  routing tag allocation.
Routing tag allocation proceeds as follows.
A  copy network with n \  + L 2 inputs and outputs is used. The routing packet 
generators are connected to L2 o f  the inputs, and the remaining inputs are idle. 
The outputs are connected to the address generators at the output o f  the Batcher 
network in Fig. 5.6. H ence the implementation is as shown in Fig. 5.13.
The cells requesting output module j  appear at outputs D j_ \  + 1 through D j . \  
+  o f  the Batcher network, where is the initial value o f  K tj,  the number of 
unallocated requests for output module j.
The value o f D j  is the address o f  the sorter output port at which control 
packet j  appears. Evidently
Dj =  £ k 9 + j.u=0
It is assumed that the value o f  Dj.  j has been forwarded to RPGj. This could 
be done be appropriately modifying the request count hardware.
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Each broadcast by the copy network implements a single pass o f  the routing 
tag assignment algorithm. All routing tags are delivered simultaneously to the 
intended address generator, so that the delays associated with the previously 
described hardware are avoided.
During each pass o f  the algorithm, RPGj submits a routing packet to the copy 
network, to be broadcast to address generators Dj . j  + 1 through Dj . j +  Af,y, 
containing in the data held the token address, i.e., the address o f  the intermediate 
switch module through which a route has been allocated. If  K ij =  0 , an inactive 
packet is  submitted.
A ll address generators receive routing tags simultaneously, so that the 
assignment o f  routing tags is complete once the last set o f  routing tags has been 
broadcast through the copy network. Hence there is no delay, after path allocation 
has concluded, for the tags to propagate sequentially through the address 
generators, as was the case with the hardware o f  Fig. 5.9.
The routing packets submitted to the copy network do not collide, since they 
satisfy the condition for avoiding internal contention in Lee's copy network.
It may be shown, by a straightforward extension o f  the non-blocking property 
of the S-banyan discussed in Chapter Four, that two broadcasts, from input /  j, to 
outputs O,1 through 0 "  , and from input I2 to outputs 0 2 through 0 2", where 
0 2l > 0 ,", do not block if
0 2 - O "  > | / 2 - / j | .
The proof o f  this result follow s from the observation that
|0 2 - O 1|> O 2l - 0 "
if
o \  <Oi < 0” < o 2 < o 2 < o 2 .
A  special case o f  this non-blocking condition will now be considered, which is 
relevant to the problem o f  routing tag assignment
Consider a copy network with L2 inputs. Input j  broadcasts to a total o f  Kjj 
outputs, with K jj > 0. Specifically, these destinations are outputs D j.\  +  1 through 
Dj. 1 + K j j , where
+ * ? _ ,+ 1, ; >  0
1 - 1, j = - r
and where
K*i> 0.
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The necessary condition on Kjj  such that the network is non-blocking will 
now be determined.
The broadcasts from inputs j  and I (with j  > /) do not collide if, in accordance 
with the non-blocking property above,
Dj. j + 1 - ( D[_ i + Kjj) > j  -I.
Since
D l = Dl-\  +  Kv" 1 •
this condition may be rewritten as
D j-l + l - ( D r  K ° - l + K u) > ; - / ,
i.e.,
Dj-l-Di +2+ K°r  K u  > j - U
but
D ; . ] - D i =  Z K l + j - l - l Z j - l - l ,
so that
D j . i  - D i  + 2 +  K°-  K u  > j  - 1 +  1 +  K ° - K j [ .
Hence, the condition is satisfied provided that
K u <  KX + 1 .
However, this constraint is always satisfied in the case o f  routing tag 
assignment, in which case
K u <  K° .
Hence contention cannot occur during the process o f  routing tag assignment
An apparent difficulty with this method o f routing tag assignment is the 
amount o f data which must be processed during each pass o f  the algorithm. In 
general, the copy network must process two bits (one each from the upper and 
lower address) in addition to the activity bits, at each node. Hence, the interval 
between successive passes o f the algorithm, in bit times, will be quite large. The 
speed o f  the algorithm can be increased by observing that, in this application o f the 
copy network, after the first pass o f  the algorithm, the lower address bit processed 
at each node never changes. Hence, on subsequent passes o f  the algorithm, there is 
no need to distribute the lower address, so that the header on the routing packet 
may be shortened, reducing the delay through the copy network.
The proof of the assertion that the lower address bit to be processed at each
208
Chapter Five: A New Three-Stage Broadband Switch
node o f  the copy network never changes after the first pass, is as follow s.
The Boolean interval splitting algorithm proposed by L ee m ay be described in 
the following terms.
Let the lower and upper outputs o f  a switch element o f  the copy network be 
referred to as OUTq and O U T j respectively. Consider the switching which occurs 
at stage it o f  the network. The incoming packet is described by three quantities, A 
(the activity; ¿ = 1  if  a packet is present; -4=0 for an idle input), L  (the lower 
address) and U  (the upper address). The corresponding quantities for OUTq are 
j4(OUT0), L(OUT0) and t/(O U T 0 ), and for O UTj are A iO U T j), ¿ (O U T j) and 
i7(O U T i).
Using this notation, it follow s that
j4(OUT0) = 1 - sgn(L  - 2*);
¿ (O U T ¡) =  sgn(U - 2*);
L(OUTq) =  L; 
L (O U T j) = max(L , 2*);
i/(O U T 0 ) = min(U , -1);
£/(O U T j) = U.
where
1, xZ O
s g n W = o, , < 0■
Note that when /4=0, the values o f  L  and U  are 'don't cares'. There are three 
possible outcomes o f the Boolean interval splitting algorithm (routing to OUTq, 
routing to O U T j, routing to both outputs). It may be shown that the above 
description o f the data on OUTq and O U T j gives results consistent with those 
described by Lee, in all three cases. This proves the validity o f  this description of 
Lee's algorithm.
It is apparent that the values o f  ¿(O U Tq) and ¿ (O U T j) are dependent only 
on L  and k. Hence it follow s that the value o f  If, for each node in the tree 
consisting o f copy network links which are carrying a packet which originated at a 
single input is dependent only on L.
It can be concluded that two broadcasts, both from the same input port, and 
with 04, L, U) equal to (1, L, U j) and (1, L, U2) respectively, present the same
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bit as Ifc to switching elements which lie on the tree common to (1, L, U \)  and (1, 
L, U2).  However, if  U\ < U2 . the tree associated with (1, L, U \)  contains only 
links which are shared with the (1, L, U2) tree. Therefore, if  the (1, L, U \)  
broadcast is preceded by that for (1, L, U2), the value o f L need not be transmitted, 
provided the values o f  are stored in the relevant switch elements.
In the routing tag assignment application, the broadcasts on successive passes 
o f  the algorithm involve a non-decreasing fanout, with an unchanging lower 
address. Hence, after the first pass, the low er address need not be transmitted. 
Since the network is contention-free, the lower address bit stored in a switch 
element will never be read by a packet from an input port other than that from 
which the bit was received.
The success o f  this approach to routing tag assignment shall be demonstrated 
by an example. This example is an extension o f that considered in Table 5.7, and 
is described in Tables 5 .9  through 5.11.
j 0 1 2 3
KOj 4 7 0 1
T able 5.9: A pattern o f requests.
The broadcasts for each pass o f  the algorithm are illustrated in Figs. 5.14 (a) 
through 5.14 (e). Also shown are the //- bits for each switch element output. It can 
be seen that these never alter after the first pass o f  the algorithm. After the fifth 
pass, the correct number o f  cells has been allocated a path via each intermediate 
switch module.
The length o f each routing packet (after the first) is
Lr =  1 + f  log2 (m + 1 )]+ [lo g 2 (w, + ¿ 2)1 ,
i.e., one activity bit, enough bits to represent the token address, and sufficient 
bits to represent the requested upper copy network output
Hence, routing packets may be submitted to the network at the rate o f  one 
every Lr clock cycles. If this exceeds the number o f clock cycles required for one 
iteration o f the path allocation algorithm, an undesirable delay is introduced, 
whereby the path allocation can only proceed at the rate o f  one iteration per Lr 
clock cycles.
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A solution to this difficulty involves a reduction in the value o f  Lr. The token 
address is not broadcast, except during the first pass. The address generator stores 
the token address received during the first pass, and on subsequent passes 
calculates the token address by decrementing the previous value. Therefore, the 
value o f Lr  can be reduced by f  log2 (m + 1)"| bits.
Iteration 0 1 2 3
OMq routing via ISMq ISM3 i s m 2 1SM\
no. o f  paths 0 2 1 1
O M i routing via 1SM\ ISM q ISM3 i s m 2
no. o f  paths 3 1 0 2
o m 2 routing via i s m 2 IS M { ISMq ISM3
no. o f  paths 0 0 0 0
o m 3 routing via i s m 3 ISM 2 ISM y ISMq
no. o f  paths 1 0 0 0
Table 5.10: An example o f path allocation.
Pass 1 2 3 4 5
OMq 1.0,3 1,0,3 1 ,0,1 1 ,0,0 0*xjr
O M 1 1,5,11 1,5.8 1.5,7 1,5,7 1,5,5
o m 2 0 jcjc Ojcjc O^rjr O^ c^ c
OM3 1,14,14 O jcj Ojur 0 jcjc Ojrjr
Table 5.11: Routing packet header contents (AJL,U).
The advantage o f the approach to routing tag allocation described in this 
section is that, once path allocation is complete, the tag allocation process requires 
only a further
Lr + 2 [ lo g 2(;ij + ¿ 2 ) ]
clock cycles to terminate (this is the time required to generate the final null 
routing packet, and propagate it through the copy network). This compares
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favourably with the corresponding number o f clock cycles for the previously 
described method, which, in the worst case, is
[ni - m i n ( S S 2) ] A
clock cycles, where A (typically equal to one) is the number o f  clock cycles 
required to propagate a routing packet through an address generator. Which o f the 
two strategies is to be preferred depends on the required operating speed o f  the 
circuitry.
5.6 Elimination of control packets.
5.6.1 Advantages of eliminating control packets.
An architecture using control packets is essential if  the serial method of 
routing tag allocation is used. However, if  a copy network is used, it is possible to 
eliminate the control packets. This reduces the dimensions o f  the Batcher network. 
Since a Batcher network has far more stages, for a given number o f  inputs, than a 
banyan network, reducing the Batcher network dimensions can reduce the overall 
com plexity o f the switch, even when account is taken o f the additional hardware 
required, described below.
5.6.2 Request counting without control packets.
If request counting is performed using the shift register method, the following 
modifications must be made.
An identity bit is not generated. Instead, the cell address (including the 
activity bit) is shifted from address generator to address generator. The counter 
circuit which eventually receives these addresses is more complex than heretofore. 
Its operation is described below.
The counter ignores inactive cell addresses. When the first active cell address 
is received, an address register is loaded with the value o f ¿ 2  - 1 a°d  the counter is 
reset
On each iteration o f the algorithm (after the idle cell addresses have been 
clocked through), the address register contents are compared to the cell address. If 
they match, the counter is incremented. If there is a mismatch, the current counter 
contents are clocked out to the Kjj registers, as in Fig. 5.6, and the address register 
is decremented. This process is repeated until the address register matches the cell 
address. The next iteration o f the algorithm may now be performed.
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(a) Pass One.
(b) Pass Two.
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(c) Pass T hree.
(d) Pass Four.
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(e) Pass Five.
Fig. 5.14: An example of routing tag assignment.
The number o f clock cycles required per iteration is at least one. The cycles 
in excess o f one represent the processing o f 'virtual' control packets. Hence, the 
number o f clock cycles required is unchanged, at « j + L2. The counter operation 
is more complex than was the case with the method o f  section 5 .4 .2 , because o f  the 
processing o f these 'virtual' control packets. A possible flowchart o f  counter 
operation is shown in Fig. 5.15. The counter can determine when execution should 
terminate either by counting rt{ + L2 clock cycles, or, as shown in Fig. 5 .15, by 
detecting a dummy idle cell address forwarded (after n\ + L2 clock cycles) from 
the input side o f  the most remote address generator. This is the purpose o f the 'idle 
flag' shown.
The second method o f request counting, involving an inverse S-banyan, 
requires the use o f  control packets, and thus cannot be employed at the output of  
the Batcher network in Fig. 5 .6 , if the Batcher network does not merge control 
packets with the incoming data cells. It is possible to generate synthetic control 
packets, which appear at the correct input ports o f the inverse S-banyan, without 
merging them with the data cells in a sort network, using the method indicated in 
Fig. 5.16.
The synthetic control packets are generated using the copy network in Fig.
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S .16. These packets are submitted to an inverse S-banyan identical to that used in 
Fig. 5.8, and the numbers o f  requests can then be determined by serial addition, as 
discussed in section 5.4.3. The sorter has only n \  inputs and outputs, since it 
receives no control packets.
Fig. 5.15: C ounter operation w hen  no control packets are present.
Request counting w ill be performed successfully if the inputs to the inverse S- 
banyan are identical to those in Fig. 5 .18. The purpose o f the copy network is to 
generate the appropriate inputs. Thus, for 0  < j  < a packet should appear at the 
inverse S-banyan inputs, with the follow ing characteristics:
input port: Dj ;
requested output port: j ;
data field contents: Dj ,
where
D j = i K m + j.u=0
and K IU is the number o f data cells requesting output module u.
This packet is generated at the output o f  the copy network. Hence the copy
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network must supply, for 0  < L 2, a packet to input D j  o f  the inverse S-banyan,
indicating the corresponding value o f  j .  This packet is functionally equivalent to a 
control packet, and is therefore referred to as a synthetic control packet
serial subtracters *CT'*1 *W(T1
Fig. 5.16: Request counting using synthetic control packets.
Define Fj  to be the lowest-numbered sorter output at which a cell appears 
with an address greater than j .  Evidently, Fj is equal in value to the number o f cells 
(from input module i) with an address (requested output module) o f  j  or less, i.e.,
Fj = i K Ul.m=0
Notice that
D j = F j+ j.
N ow  suppose that a packet is submitted to input Fj  o f  an S-banyan, 
requesting output Dj , and another is submitted to input F /, requesting output Dy, 
with Fj > F[. Both will be routed to the requested output o f the S-banyan without 
contention, since
D j - D i  = F j - F j + j - l >  F j - F i ,
and so the non-blocking condition,
is satisfied.
0 2-0 \ > l2 - l \  ,
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If the packet submitted to input port Fj  o f  the S-banyan contains the value o f  
j  in the data field, then output D j  o f  the S-banyan receives the value o f j ,  which can 
then be submitted to input Dj  o f  the inverse S-banyan, as required
To determine Fj, each data cell at the sorter output compares its address j  to 
that o f  the next lower-numbered cell. If the addresses are unequal, that data cell 
must be at output F j.\  o f  the Batcher network. N ote that this operation is also 
performed for idle cells.
A  difficulty arises when Kjj  =  0 , since then F j . \  =  Fj. Therefore, the packet 
launched into input Fj . j  =  Fj  o f  the S-banyan should be routed to outputs D j.\  
and Dj. In other words, a copy network is required in {dace o f  the S-banyan, 
since a single input m ay be required to deliver data to multiple outputs.
Suppose one cell at the output o f  the sorter has address /, and the next higher
cell is addressed to output module j ,  with j  > 1+1. Then F / = F /+ j = F /+ 2 = ......
= Fj_\. Hence, the packet submitted at input F / o f  the copy network should
request outputs £>/, D /+ j  and D j.\ .  Since F / =  F /+ j it follows that D /+ j =
D{ +1. Similar remarks hold for D /+ 2 * etc. Therefore the packet should request 
delivery to outputs D ; through D / + j  - 1 - 1 o f  the copy network, or, equivalently, 
outputs F / +  / through F / +  j  - 1.
Hence each input port o f  the copy network for which the corresponding cell 
has an address (/) other than that o f  the next lower-numbered input (/) submits a 
packet with the follow ing characteristics.
Input port: F / (where Kjj > 0 ) ;
j ~  1Output ports: F / + I through Fj + j -  1 (where j >  1, X KIU = 0  and > 0 ) ;
«=/+1
Data: F / .
Notice that the data transmitted is not the data cell address, since a total o f  j- l  
output ports are to receive data. Output port
Dg = F I + g . 8 < j
should receive the value g. Thus each output port requires different data, 
which cannot be achieved with a copy network, which delivers the same data to 
each o f  the requested outputs.
Instead, the value o f  F / is broadcast. This is easily obtained since it is the 
address o f  the input port from which the broadcast is made. The value o f g may 
easily be calculated at the output o f  the copy network, since
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g = D g - F h  
and the value o f Dg  is known locally.
It may easily be shown that no contention occurs during the above broadcast. 
Consider the broadcasts from two inputs, one from input 1\ =  F /, broadcasting to 
outputs F / + / to F[ + j - l  as indicated above, and the other from input f j  = Fs 
(where s > j), broadcasting to outputs Fs +s through Fs + t, with r>s.
Evidently
Oz = Fs + s
and
0 "  = F[+ j - l .
Hence
°2  ~ ° \  = Fs ' F l +s 'J + 1 
= / 2 - / i  + s - j + 1
> / 2 -/i
since
i >  j.
It follow s that the non-blocking condition is satisfied.
The inverse S-banyan is also non-blocking. Consider the case where input 1\ 
(£>/) requests output 0 \  (I) and input ¡2  ( D p  requests output 0 2 (j), where j  > /. 
Then
/ 2 - / 1 = 0 ; - D / = i x u + j - l >  0 2 - 0 \  ,J «=t+i
so that the non-blocking condition is satisfied. At the output side o f the 
inverse S-banyan, Kjj  can be calculated from Dj, since
D j  =  Dj_i +  Kjj  +1 ,
and so
as in Fig. 5.8.
The operation o f this algorithm shall now be demonstrated by way o f an 
exam ple, details o f  which are shown in Tables 5.12 and 5.13.
The resulting paths taken through the copy network are shown in Fig. 5.17
(a), and the inverse S-banyan data are shown in Fig. 5.17 (b).
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N ote that, in Table 5.13, the first idle œ il is considered to have an address of 
L j-  A lso, the (non-existent) cell preceding the cell at output zero o f  the sorter is 
assum ed to have an address o f  zero. These two assumptions ensure that the 
algorithm, as described, correctly calculates the values o f  D q and D ^ .  The first
idle cell may be easily identified as such, simply by having it inspect the activity 
bit o f  the cell above i t
Output module No. o f  requests
0 0
1 0
2 1
3 0
4 2
5 1
6 2
7 0
idle 2
Table 5.12: A pattern of requests.
copy 
network 
input (F /)
address 
o f  current 
cellO -)
cell address for 
previous copy 
network input (/)
Control packets 
to be synthesised
( / t o y - 1 )
requested
outputs
data
0 2 0 Oto 1 Oto 1 0
1 4 2 2 to 3 3 to 4 1
3 5 4 4 t o 4 7 to 7 3
4 6 5 5 to 5 9 to 9 4
6 8 (i.e ., ¿ 2) 6 6 to 7 12 to 13 6
Table 5.13: Copy network data.
5.6.3 Elimination of control packets in routing tag assignment.
The copy network in Fig. 5.13 cannot be used to deliver routing tags to data
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cells at the output o f  a sorter, if cells for different addresses are not separated by 
control packets. The reason is that blocking can occur, i f  no requests are present 
for a number o f  destinations.
(1.3,4,D 
(2^,x,x)
(0,0,1,0)
(7,3,7-3 =4)
(4,9,9,4) (4.1.4-1=3)
(5,x,x,x) 
(6,12,13,6)
(aoura addr., lowest dttL, highest detL, data ) (part addr., data, ntw dtwL )
(a) Generation o f synthetic control packets.
(0,0,0)
(1,1,1)
(2,x,x)
(3.2.3)
(4.3.4) 
(5,x,x) 
(644) 
(7,4,7) 
(8,x,x) 
(9,5,9)
(10,x,x)
(11*J0
(12,6 ,12)
(13,7,13)
(M a x )
(15^ c^ c)
, source addr., dest. addr., data )
(b) Routing of synthetic control packets.
Fig. 5.17: Request counting with synthetic control packets.
221
Chapter Five: A New Three-Stage Broadband Switch
This difficulty can be overcome by routing the cells through a network which 
introduces a gap between cells with consecutive addresses. This network routes 
cells to the outputs at which they would appear, if separated by control packets. 
Such a network will now be described.
Let Kj  be the number o f cells requesting output module j.  If K j  >  0, the cells 
requesting this output appear at outputs F j.\  through F j.\  +Ky  -1 o f  the sorter, 
where
p  _  X  * J — 0r j ~  u=0
0, j  = - 1
These cells should be routed to outputs Dy.j +  1 through D j.\  +  Kjj , 
respectively, o f  the network, where
r\ _  x x * + y \  j - oUi “ 11=0
- 1, 7 = — 1
N ote that
Dj = Fj + j
and that
Dj - 1 + %ij = Fj  - 1 +j-
Hence the necessary routing will be achieved if  a cell appearing at input I  j of 
the network, and with an address o f /, is routed to output 0 \  =  f \  +  I o f  the 
network.
Consider a second cell, appearing at input ¡2 o f  the network, with an address 
o f j ,  where f 2 > ¡\-  Since the inputs to the network are sorted, it follow s that j  > I. 
This cell is routed to output CK  where 0 2 = I2 + j.
Hence
° 2 - ° i  = I2 - l \  + j - l  ¡ 2 '  l i ­
lt follows that the required routing may be accomplished without blocking by 
an S-banyan network At most «1 o f its inputs will have active data, but « j + L2 
outputs are required.
The operation o f this network is now considered for the example o f  Table 5.9. 
The appropriate pattern o f inputs and output addresses is shown in Table 5.14.
This cell expansion is performed by the S-banyan network in Fig. 5.18. The 
routing tag assignment hardware is now as shown in Fig. 5.19. The operation of 
the copy network in Fig. 5.19 is identical to that in Fig. 5.13, and so copying
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occurs without contention
Network input Cell address requested output
0 0 0
1 0 1
2 0 2
3 0 3
4 1 5
5 1 6
6 1 7
7 1 8
8 1 9
9 1 10
10 1 11
11 3 14
12 X -
Table 5.14: C ell expansion pattern.
5.6.4 Hardware counts associated with synthetic control 
packets.
The savings in hardware obtained by the elimination o f  control packets (if 
any) shall now be assessed.
Suppose p  =  [log 2(/i, + ¿ 2)1 and q  =  f  log2 (^j )"|. The network for merging 
control packets and data cells then requires \ p ( p + 1) stages, each containing 2P~^ 
sort elements, for a total o f  \ p ( p -  l)2p~] sort elements. If synthetic control 
packets are used, this is replaced by a sort network for the data cells, containing 
\ q ( q - \ ) 2 q~l sort elements. However, a copy network, containing p2 p' ] copy 
elements, and an expansion network, containing p 2 p~l switch elements, are also 
required.
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If it is assumed that each type o f 2x2 element is o f  identical (unit) cost, the 
overall cost o f  both strategies is as show n in Table 5.15.
Cost o f  strategy
(a) using a merge network (b) using synthetic control packets
\ p ( p - 1)2 '- ' i q t q - Y ) ! ' - ' + p i*
Table 5.15: Cost comparison o f a merge network and synthetic control
packets.
Evidently, the latter strategy is to be preferred, provided p > q (except for 
very low  values o f  p  and q , such as p= 3 and q  =  2), i.e., there is a real hardware 
saving achieved through the elimination o f  control packets, if  n \  + L2 > 2* > n \,  
for some integer r.
Fig. 5.18: An example of cell expansion.
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Fig. 5.19: Fast routing tag allocation without control packets.
5.7 Choice of switch modules.
5.7.1 Input stage modules.
The input modules are connected to the outputs o f the path allocation 
circuitry as shown in Fig. 5 .20. The cells are forwarded from the routing tag 
allocation outputs to the corresponding input module. The data cells are dispersed 
over nj + ¿2  outputs o f  the routing tag allocation hardware. Hence the input 
module must have n \  + L2 inputs, at most n\  o f  which bear active cells. The 
number o f inputs required can be reduced to n j if  the input module is preceded by 
a concentrator, which works as follow s.
The concentrator is an inverse S-banyan with n\  + L 2 inputs and n \  (active) 
outputs.
A data cell entering the concentrator on input line 1\, with a destination o f  
output module j ,  is routed to output 0 \  =  I \  - j.  Another cell, entering an input 
line I2 > /  j , will request output 0 2 = I2 -k. Since the cells are sorted by 
requested output modules, it follow s that k > j.
Hence
0 2 - 0 !  = l2 -lx-{k-j) < 12 -1\.
The concentrator network is thus non-blocking. The routing it performs is the 
inverse o f that performed by the expansion network in Fig. 5.18. Thus it produces 
a concentrated list o f  data cells at its low er n\  outputs.
The routing tags o f the cells must be adjusted at the concentrator output so 
that the address o f the requested intermediate stage module appears first, since 
routing in the input module will be based on this address.
Contention is impossible in the input module, because o f  the nature o f  the
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path allocation. Hence contention resolution need not be performed, nor is any 
queuing required. A suitable switch module is a Batcher/banyan switch, where 
only the third phase o f  Hui's three-phase algorithm [17] is required. Any internally 
non-blocking switch could equally well be used.
5.7.2 Intermediate stage modules.
The intermediate stage is also free o f contention. Once again any internally 
non-blocking switch module design may be used. There is no queuing, although a 
buffer sufficient to store the incoming cell will be required at the input side o f the 
switch.
That part o f  the routing tag which indicates the selected intermediate stage 
module must be deleted, either at the output side o f the input module, or at the 
input side o f  the intermediate module, so that routing in the intermediate stage is 
based on the requested output module.
5.7.3 Output stage modules.
Contention can occur in the output modules, and therefore they must be o f the 
same complexity as a single-stage switch. An additional requirement must be 
imposed if preservation o f  cell sequence must be guaranteed.
The difficulty arises because cells belonging to the same virtual circuit may 
arrive from different intermediate stage modules, and therefore may arrive on 
different input ports o f  the output module. If the output module features input 
queuing, the earlier cell may reach the head o f  the queue after the later arrival, so 
that the cells are delivered out o f  sequence.
There are two solutions to this problem:
(i) U se o f  an output-buffered or shared-buffer switch. The variable delays in 
input queues can be avoided by using a switch which does not feature queuing at 
the input side o f  the switch. Suitable designs include the Sunshine switch [ 1 ] and 
Suzuki's memory switch [ 18],
(ii) If  an input-queuing switch is used, a time-stamping mechanism can be 
used to ensure a uniform delay across the switch module. Such a mechanism was 
proposed by Henrion et al. [19] in the case o f a three-stage switch. It is obviously 
easier to implement within a switch module than across a three-stage network. 
However, a large resequencing buffer may be required at each switch module 
output. The buffer management required may be complex. This approach also 
has the disadvantage that it increases the delay through the switch.
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Fig. 5.20: Interconnection of input stage and path allocation circuitry.
Routing in the output module is based on the least significant bits o f  ihe 
destination address, the upper bits, indicating the requested output module, being 
discarded. Given technological constraints, there will be an upper limit on the size 
o f single-stage switch which may be constructed. The three-stage network 
described here has the advantage that switch complexity is concentrated in the 
output modules. This allows a large switch to be constructed using many switch 
modules, the majority o f  which are o f simple d esiga
5.8 Fault tolerance.
The path allocation algorithm may be easily modified to isolate a defective 
switch module. The procedure is to initialise the appropriate values o f  A{r and Brj  
to zero.
To isolate input module the value o f Ajr is cleared to zero for 0 < r < m. 
Hence no routes will be allocated out o f that input module. The A registers which
must be reset lie  on a single row o f the processor array.
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To isolate intermediate module r, either the value o f  is reset for 0  £  i < L \  
or the value o f  Brj  is reset for 0  < j <  L 2. The value o f  A ,r is initially loaded into 
X ifr - i )  mod m ' where m ’ = m ax(L\, L 2, m). The value o f  B rj  is initially loaded 
into X(r-j) mod m ' J- Hence isolating an intermediate module requires resetting the 
A  or B  registers along a diagonal o f  the processor array.
To isolate output module j ,  the value o f  Brj  is cleared to zero for 0  < r < m. 
The relevant B registers lie  on a column o f  the processor array.
This feature o f the algorithm allows graceful degradation in the event o f  a 
switch module failure. In particular, i f  the faulty module is in the intermediate 
stage, the connectivity is unaffected, although switch performance will be 
impaired. A  self-monitoring or self-test facility must be incorporated into the 
switch software, in order to detect module faults. This could feature the generation 
o f  test cells, the correct delivery o f which would verify the switch operation. Once 
the fault is detected, module isolation can happen in the next time s lo t
A failure o f  a single input module can be tolerated if  adjacent input modules 
are designed so that, if  one fails, the traffic which it should receive is diverted to its 
neighbour. Only simple hardware would be required to implement this. Cell loss 
probability would be high after the fault, but connectivity would be maintained.
A similar strategy might be considered at the output side o f  the switch. 
Corresponding outputs from adjacent modules could enter a 2x2 switch element. 
In the absence o f a fault, cells entering on one input would leave on the 
corresponding output o f the switch elem ent If one module is faulty, cells 
requesting that module are instead routed to its neighbour. An address bit is 
maintained at the head o f the data cell, so that the 2 x2 switch element can be used 
to route the cell to the requested destinatioa
A  fault in the request count or routing tag allocation hardware can be handled 
in a similar manner to an input module fault. This is not the case in the event o f  a 
fault in the processor array.
Failure o f the processor array can have a catastrophic effect on switch 
performance, since it may result, in the worst case, in an inability to allocate a path 
to any incoming cell. This is the major disadvantage o f this method o f path 
allocation. It is consequently advisable to replicate the processor array, to 
minimise the probability o f  catastrophic failure. This is unlikely to add 
significantly to the cost o f  the switch, given the low  level o f  com plexity o f the 
processor implementation.
5.9 implementation of loss priority.
The CCITT recommendations for ATM  [20] specify that the cell header
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should contain a bit allowing two classes o f  traffic to be distinguished, which differ 
in the acceptable value o f  cell loss probability. Hence, the switch should be 
capable o f  favouring the retention o f  cells belonging to the low  loss class when 
cells m ust be discarded. Cells belonging to a class requiring a low  cell loss 
probability shall be referred to as high priority cells below.
H igh priority cells can be guaranteed precedence over low  priority cells if  two 
rounds o f  path allocation are performed. In the first round, the value o f  K jj equals 
the number o f  high priority cells from input module i requesting output module j.  
H ence no more cells are allocated access to a path than the number o f  high priority 
cells available. Routing tag allocation is organised in such a way that it is these 
high priority cells which receive the relevant routing tags. The A and B register 
values are not re-initialised at the start o f  the second round. Hence paths allocated 
to high priority cells in the first round remain unavailable during the second round. 
The value o f  Kjj  during the second round is equal to the number o f outstanding 
requests (from both high and low  priority cells) for output m odule j.
This approach guarantees that low  priority cells are not allocated paths at the 
expense o f  high priority cells. However, request counting is more complicated 
than heretofore, since two types o f request must be distinguished. More seriously, 
the number o f  iterations required o f the path allocation algorithm is doubled, and 
so the operating speed required to ensure a given execution time is doubled. This 
limitation will prohibit the use o f  this approach in large switches.
A simpler alternative distinguishes between high and low  priority cells only 
within an input module. Null routing tokens, when issued, are given to the low  
priority cells first
This can be achieved quite simply, by sorting the cells requesting a given 
output module on the basis o f priority, such that the higher priority cells are 
farthest from the corresponding control packet. A  single additional bit in the 
header used by the Batcher sorter in Fig. 5 .6  ensures this. Since all tokens are 
distributed to the cells closest to the control packet, high priority cells are assured 
o f precedence in access to paths.
It is possible, using this approach, that a low  priority cell may be given 
precedence over a high priority cell from another input module. However, if the 
probability o f  this occurring is low , the cell loss probability for high priority cells 
may be expected to be much lower than for low  priority cells. The differential in 
cell lo ss probabilities will depend on the switch dimensions, the offered load, and 
the proportion o f cells in each class.
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5.10 Implementation of input queuing.
If input queues are used, acknowledgements must be returned to the input port 
controllers indicating success or failure in winning contention. The hardware 
required resembles that used in the second phase o f Hui's three-phase algorithm 
[17].
data cells in
B alth e rto an yan
Network
(A cknow ledgnneni
network)
only tagged data 
cells forwarded 
to input stage.
IPCnTl
idle outputs
Batcher 
network/ 
routing tag 
assignment 
network
521:  R eturning acknowledgem ents.
Essentially a Batcher-banyan switch is used to route a packet to the input port 
controller. Each data cell must have appended to its routing tag, a field indicating 
the source address. This is used as a routing tag by the acknowledgement network, 
or flag network. The data packet submitted to the flag network by the address 
generator in fig. 5.21 contains only a single bit (the flag bit). Upon receipt o f  the 
flag bit, the input port controller can either purge the cell, replacing it at the head- 
of-a-queue position with a new one, if  the submitted copy o f  the cell has been 
allocated a routing tag, or else retain the cell until the time slot, when it will once 
more attempt to win contention.
The flag network has a complexity comparable to that o f  an input module, or 
intermediate module. Hence the cost o f  implementing input queuing is comparable 
to that o f  increasing m, the number o f intermediate modules. Switch performance, 
as measured by the cell loss probability, may be improved for a switch which 
discards cells losing contention, by either
(i) using input queuing, so that fewer cells are discarded.
(ii) increasing m, so that fewer cells lose contention.
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Which o f  these strategies provides the lower cost solution to improving cell 
loss probability requires further investigatioa
5.11 A design example.
The trade-offs involved in the design o f  a three-stage switch using the path 
allocation algorithm described in this chapter shall be demonstrated by reference to 
a specific example. The case considered is o f  a 3072 x 8192 switch constructed by 
choosing L \  =  L2 = m -  32, n \  =  96, n2 =  256, =  4  and ^ 2  =  8 in Fig. 5.1. The
input module dimensions are 128 x 128. At m ost 96 o f  the 128 inputs carry active 
data. The dimensions o f  the intermediate and output stage modules are 128 x 256, 
and 256 x 256 respectively. The input and intermediate switch modules can be of 
simple design, since they are contention-free. Thus the only stage o f the switch 
which represents a major design challenge is the output stage, where the 256 x 256 
switch modules, where contention can occur, should introduce a low cell loss 
probability.
The number o f system clock cycles required for the various hardware 
components to execute shall now be determined.
The number o f  clock cycles required to implement request counting using the 
method o f  Fig. 5 .6  is « j  + L 2 =  128 clock cycles. Em ploying the method o f Fig. 
5.8 reduces this to 2 f  log^/ij +L , )] +1 =  15 clock cycles, as discussed in section 
5.4.3.
Each iteration o f the path allocation algorithm requires 11 clock cycles, 
according to Table 5.1, when using the circuit o f section 5 .3 .2 , or 9 cycles (as 
shown in Table 5.6) using the circuit o f  section 5.3.4. This figure could be reduced 
in a bit-parallel implementation. A total o f  m' =  m ax(Lj, L 2, m) =  32 iterations is 
required.
Consecutive iterations o f the routing tag assignment algorithm depicted in 
Fig. 5.9 occur at intervals o f  at least log2 fn, + 1"|+ log2 fm  + l ]  clock cycles. This is 
the number o f bits required to represent the contents o f  a routing packet, which are 
the token count (a value in the range zero through « j )  and the token address (a 
value in the range zero through m -1 , or an additional value representing a null 
token). Hence, for the example considered here, the interval between iterations 
must be 13 clock cycles.
Routing tag assignment and path allocation must proceed concurrently. 
Hence, the number o f clock cycles between successive iterations o f either 
algorithm must be the same. Thus, with the figures given above, the interval 
between iterations must be max (11,13) = 13 clock cycles, when the slower 
implementation o f the atomic() processor is used. No improvement results from the
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use o f  the faster processor design, unless the length o f  routing packets can be 
reduced from 13 bits to a value o f  9  bits or less. The total number o f  clock cycles 
required is 13 x m '=  13 x 32 = 4 1 6  cycles.
This value can be reduced, at the expense o f an increase in the complexity of 
the address generator shown in Fig. 5 .11, if  the routing packets contain only the 
token count, and not the token address. This reduces the minimum number o f clock 
cycles between successive iterations o f  the routing tag assignment algorithm to just 
log2h  + l ]  =  7 clock cycles. Hence, when using the faster atomicQ processor 
implementation, the interval between iterations is reduced to max (9,7) = 9 clock  
cycles, and the total number o f  clock  cycles required by the path allocation process 
is 9  x m ’= 288 cycles.
Since the token address is then not transmitted by the routing packet 
generator, it must be generated locally by the address generator. Initially, in 
accordance with the algorithm described in section 5.2.4, the token address is
TAq =  (/ + J) mod m ' ,
where i is the input module number and j  is the requested output module. The 
former quantity is fixed for all address generators associated with a given input 
module, while the latter quantity is available to the address generator from the 
associated control packet, received during the process o f  request counting. Hence, 
the initial token address may be easily determined by the address generator.
After each subsequent iteration o f  the path allocation and routing tag 
assignment algorithms, the token address is modified in accordance with the 
equation
TAfc =  ( TAfci - 1) mod m'.
Thus the token address may be easily updated using a decrementing circuit. It 
follow s that an appropriate and straightforward augmentation o f the address 
generator circuit allows the transmission o f  token addresses through the Batcher 
network to be dispensed with, resulting in the indicated reduction in execution time 
for the path allocation process.
The excess delay due to propagation o f null tokens down the address 
generator chain after path allocation has concluded shall now be found. It may be 
shown that the worst case occurs when all input ports o f  the switch request the 
same output module. N o cells are then allocated routes after the first iteration of  
the path allocation algorithm, and so a total o f  n \  - min( 5^, S 2) cells must receive 
null tokens. Propagation o f  these tokens occurs at the rate o f one address generator 
per clock cycle when using hardware such as that in Fig. 5 .11. Hence, for the 
example considered, an additional 92 clock cycles are required for token
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W hen the hardware o f  Fig. 5 .17  is used to perform routing tag assignment, 
the transmitted routing tags have a length o f  log2(’/i1 +L2]  + log2r m + f]  + 1  bits 
(where both the upper copy address and token address are transmitted, along with 
a leading activity bit) or o f  log2[« , + ^ 1+ 1  bits ( if  the token address is generated 
locally). This corresponds to a tag length o f  14 or 8 bits for the example 
considered here. It follow s that, at best, there must be 8 clock cycles between 
successive iterations o f  the path allocation algorithm. Hence the number o f  clock  
cycles per iteration is unchanged at max (8,9) =9 , and the total number o f  clock 
cycles required to perform path allocation is unchanged, at 288 cycles.
The hardware o f  F ig . 5.17 thus appears to offer no advantage over the 
simpler circuitry o f  Fig. 5 .9 . In fact, the first iteration o f the algorithm requires the 
low er copy address to be transmitted as well, adding a further log2f«[ +1^"] =  7 
clock cycles to the execution time for the first iteration. However, no additional 
overhead is imposed by this requirement, since the first iteration can proceed 
concurrently with the request counting process, and will conclude simultaneously 
with the latter process ( if  an inverse S-banyan is used for request counting) or 
long before it ( if  the sequential algorithm is used). The advantage o f  this method 
lies in the reduced number o f  clock cycles required to forward the null tokens to 
the appropriate address generators after path allocation has been performed This 
requires just 21og2[n, + L j ] + 1  =  15 clock cycles, which is the propagation delay 
through the copy network, plus one cycle to strip o ff  the leading activity b it
N ote that i f  an input-queuing strategy is used, an additional 42  cycles is added 
to the execution time, this being the propagation delay through the 128-input 
Batcher-banyan network used for forwarding acknowledgements.
The clock rate required for a switch o f the indicated dimensions shall now be 
determined, based on the above calculations, for the following two scenarios, with 
and without input queuing:
(i) request counting is performed as in Fig. 5.6;
path allocation is performed using the faster bit-serial processor,
routing tag allocation is performed using the method o f Fig. 5.9, with token 
addresses generated locally;
(ii) request counting is performed as in Fig. 5.8;
path allocation is performed using the faster bit-serial processor,
routing tag allocation is performed using the method o f  Fig. 5.19, with token 
addresses generated locally.
propagation, after path allocation has been completed
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clock cycle events
0 input cells arrive;
28 The A  bit (Fig. 5.7) appears at the Batcher output;
33 The D/C  bit appears at the Batcher output; the /  register is
set;
161 request counting concludes;
44 9 path allocation concludes;
541 all tokens received;
583 acknowledgements received (optional)
(a) Execution schedule for first scenario.
clock cycle events
0 input cells arrive;
28 The A bit appears at the Batcher output;
33 The CID bit appears at the Batcher output; the /  register is
set;
48 request counting concludes; copy network initialised '
336 path allocation concludes;
351 all tokens received;
393 acknowledgements received (optional)
(b) Execution schedule for second scenario.
Table 5.16: Execution schedules for two switch designs.
The appropriate execution schedules are shown in Tables 5 .16 (a) and 5.16
(b) respectively. They indicate that the number o f clock cycles required to process 
all the cells arriving in one time slot is 541 (583) for scenario (i) and 351 (393) for
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scenario (ii) without (with) input queuing. The execution time must be less than 
one tim e slot, which has a duration o f  2.726 us (based on a 53-octet cell, at 155.52 
M b/s). Hence the required clock rates ( to the nearest MHz) are as shown in Table
5.17.
minimum clock rate (MHz)
without queuing with queuing
implementation (i) 198 214
implementation (ii) 129 144
Table 5.17: M inim um  clock rates.
Note that the increased complexity o f the second implementation allows a 
clock rate reduction o f about 36 %, and that the implementation o f  input queuing 
adds approx. 15 M Hz to the required clock rate. The clock rate can be further 
reduced, if input queuing is not used, to 99 M Hz and 64 M Hz respectively, if two 
copies o f  the hardware process requests in alternate time slots.
The required clock rates should prove achievable in CMOS technology in the 
short term, given the present state o f the art, as discussed in section 5.3 .5 . Hence 
the feasibility o f  the approach described here to the design o f  a large ATM  switch 
has been demonstrated. It remains to be discovered how to dimension the switch so 
as to achieve a low  cell loss probability. This is the subject o f  the next chapter.
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6. PERFORMANCE OF THE THREE-STAGE ATM SWITCH.
6.1 Introduction.
The three-stage switch proposed in Chapter Five must be designed in such a 
way as to ensure an adequate quality o f  service for all users. Attention is restricted 
here to the case where the input and intermediate stages operate as a loss system  
rather than as a delay system. In other words, it will be assumed that calls which 
are not allocated a path through the second stage o f  the network on the first 
attempt are discarded, and that there is no queuing at the input side o f  the switch. 
The complexity o f the path allocation hardware, and the required speed o f  
operation, is reduced, for a given switch, if  there is no input queuing, since no 
acknowledgements need to be returned to the input ports.
Cell loss can occur due to one o f two mechanisms:
•  loss in the output module;
•  loss during path allocation
The former loss can be evaluated using one o f  the methods described in 
Chapter Three. The loss during path allocation must now be determined.
6.2 Numerical methods of loss calculation.
The calculation o f  blocking or loss probabilities in three-stage circuit switches 
is a topic which has received considerable attention from teletraffic theorists. 
Exact solutions are typically not available to problems o f  this type, and so 
assumptions must be made concerning the balancing o f  traffic flows, and the 
independence o f links. Methods which can be applied to the problem o f  loss 
calculations in three-stage circuit-switched networks include those o f  Lee, 
Pippenger and Jacobaeus [1-3]. The PPL method [4] is unusual in that it is a 
heuristic method, based on the calculation o f the so-called 'effective accessibility', 
using a formula chosen empirically to agree with simulation results.
All o f  the above methods implicitly assume that a random search strategy is 
used to find free paths through the switch. The performance o f  other search 
strategies must be evaluated using simulations. Hebuteme [5] discussed the 
relative performance o f random search and sequential search strategies. His 
conclusion, based on a survey o f published simulation results, was that sequential 
search strategies offered performance superior to a random search. A similar 
results was obtained by Jajszcyk et al. [6] in the case o f a three-stage switch with 
channel grouping. They also extended the PPL method to cater for the multi­
channel case. The Lee and Pippenger methods were extended to the case o f multi-
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These results, although developed to determine the behaviour o f  circuit- 
switched networks, have relevance to ATM  networks. The concept o f  equivalent 
bandwidth, as described in Chapter Four, has been used to apply the results 
developed for multi-rate circuit switching to ATM  networks. The values for loss 
probabilities obtained by this method apply at the call level; they indicate the 
probability that a call request will be blocked by the call admission control 
process. They do not predict values for cell loss probabilities, except in so far as 
the operation o f the call admission control process ensures that an upper bound on 
the cell loss probability is not exceeded. Fitzpatrick et al. [8] used this approach to 
apply their method for calculating lo ss probabilities in multi-rate three-stage 
circuit switches to the determination o f  blocking probabilities in ATM networks.
The numerical methods listed above cannot be readily adapted to determine 
the probability o f  cell loss in an ATM switch employing cell level path allocation. 
Requests for bandwidth occur simultaneously at the cell level, so that the results o f  
the path allocation process depend on the order in which these requests are 
processed
Karol and Chih-Lin I [9] extended the method o f  Jacobaeus [4] to the 
determination o f  cell loss probability for a three-stage ATM switch. They 
assumed that the cell scheduling algorithm o f  the Growable Packet Switch [10] 
was used. They showed that the cell loss probability was upper bounded by
- * r *
where each input port receives a cell with probability p  in each time slot, for 
an W-input symmetric switch, with n inputs per input module. The extension o f  
this method to a channel-grouped architecture was also considered
This inequality cannot be applied to evaluate the performance o f  the path 
allocation algorithm described in Chapter Five, because o f the differences in the 
sequence o f  paths searched, compared with the cell scheduling algorithm.
During each iteration o f  the cell scheduling algorithm, each input module 
attempts to allocate paths to one output module, via each intermediate stage 
module. The algorithm is thus intrinsically unfair, unless the sequence in which 
output modules are processed is varied after every time slot. In contrast, during an 
iteration o f the path allocation algorithm, each input m odule attempts to fmd a path 
to every output module, via a unique intermediate stage module. This feature o f  
the path allocation algorithm makes it fairer than the cell scheduling algorithm, but 
results in the method o f [10] being inapplicable to this case. Accordingly,
rate circuit switching by Voldimarsson [7].
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simulation techniques m ust be used to determine the cell loss probability for a 
switch using the latter algorithm [ 1 1 ].
6.3 Performance of the path allocation algorithm.
6.3.1 Performance with uniformly loaded output modules.
The simulation m odel used to evaluate performance is based on the following 
assumptions:
(i) There is no input queuing, cells which are not allocated a path on 
the first attempt are discarded.
(ii) The switch is offered a maximum load; each input port o f  the 
switch submits a cell in every time s lo t
(iii) The destination o f  each cell is drawn from a uniform distribution; 
all output m odules receive the same load.
(iv) The switch modelled is that shown in Fig. 6.1, for various 
choices o f the parameters L \ ,  L 2, m, S \ ,  S 2 and n j.
(v) The maximum number o f cells generated is 10^. If zero cell loss 
is recorded during the simulation, the cell loss probability is assigned the 
value 5 x 10’ ^ .  The probability o f  losing contention is assumed to be 
independent for each cell, at low  levels o f  loss. With this assumption, the 
probability that the cell loss probability (CLP)  is below 5 x 1 0 '^ ,  given 
that no losses were recorded, is above 95% , i.e.,
Pr[CLP < 5 x  10"‘1 ] =  ( l -  5 x  10“11)'°’ > 0.95.
The QOS measure o f  most interest in ATM  networks is the cell loss 
probability on a virtual circuit. This is difficult to obtain by simulation without 
recourse to extremely long simulation run lengths, and the results obtained will 
depend on the m odels o f  source traffic used, and on the traffic mix. In contrast the 
cell loss probability for the entire switch may be calculated simply as the expected 
number o f cells lost per time slot, divided by the offered load. The latter quantity, 
which is related to the grade o f  service, has been found by simulation below for 
switches o f  various sizes.
The influence o f  the choice o f  channel group size in Fig. 6.1 on the cell loss 
probability is considered in Figs. 6.2 through 6.5. The performance in the case 
where 5 j  =  S 2 =  4  is shown in Fig. 6.2. Note that L j  =  L 2 =  m  for the three 
switches simulated. The curves obtained show that, with the number o f switch 
inputs fixed, the cell loss probability falls as the number o f  switch modules is
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increased, as expected. A  m ote interesting result is observed if  the results are 
plotted against the number o f  inputs per input module, as shown in Fig. 6.3. These 
loss curves indicate that, if  modular growth is achieved by increasing L \ ,  L2 and m 
in the sam e proportion, the cell loss probability w ill decrease. Hence, the additional 
lo ss due to the higher switch load is offset by the increasing diversity o f  paths 
available.
V: channel rate (155 Mb/»)
rtj («2):  the number of input (output) ports per input (output) module;
L j  (¿2) :  the number of input (output) modules;
m: the number of ntennediale switch modules;
S j (S2) : the number of channels in the channel group coonectmg each input
(output) module to each ¡ntennediale switch module.
Fig. 6.1: A three-stage switch with intermediate channel grouping.
The results for three switches similar to those considered above, but where 
has been increased to 8, are shown in Fig. 6.4. It can be seen from these results 
that increasing the channel group size at die input side o f  die intermediate stage 
gives rise to only a marginal decrease in the cell loss probability. This is not the 
case where the channel group size is increased at the output side o f  the 
intermediate stage, as can be seen from the simulation results for the corresponding 
switches with 5^ =  4  and S 2 =  8, show n in Fig. 6.5.
These simulations indicate that the intermediate modules should be designed 
as expansion modules, with more outputs than inputs (i.e., with S 2 > S j) , to obtain 
the best performance. This seems intuitively reasonable; a cell may be routed to 
any intermediate module, but can be routed to only one output module. The value 
of m required to ensure that a given value of cell loss probability can be achieved 
will be much higher if channel grouping is not used (i.e., if = S2 =  1). This has
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the disadvantage that the number o f  iterations required by the path allocation 
algorithm will increase, so that higher speed hardware may be required. The effect 
o f  varying m  in the range 3 0  to 34, for a switch with L\ - L2 = 32 , and with 
channel groups given by S \  =  4  and S2 =  8, is shown in Fig. 6.6.
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Fig. 6.2: Performance with uniform traffic (Lj = m = L2, Sj = S2~ 4).
The efficiency o f  the path allocation algorithm may be demonstrated by 
comparing its performance with the lower bound on achievable performance. This 
bound corresponds to the knockout loss in [10]; at most S 2m  cells can be delivered 
to each output module in any one time slot. This bound, for the case where L \  = 
L 2 =  m  -  32  and S j =  $ 2  =  4 , is compared to the simulation results in Fig. 6.7. It 
can be seen that the performance o f  the algorithm is close to the lower bound. Also 
shown for comparison is the upper bound calculated from the relevant non- 
blocking condition in Chapter Four.
6.3.2 Performance with non-uniformly loaded output modules.
The above results all apply to a situation where there is a uniform load across 
all the output modules. This is unlikely to be the case in practice, and so the
241
Chapter Six: Performance of the three-stage ATM switch
performance must be assessed in the presence o f  a non-uniform loading o f outputs. 
Accordingly, assumption (iii) o f  the simulation m odel must be modified.
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Fig. 63: V ariation o f cell loss w ith n\ (L\ = m = Lj , S i = S j = 4).
F ig. 6.8 shows the results obtained for a switch with L \  =  L j  = m =  32, for 
various channel group sizes, in the case where 75% o f  arriving cells request one 
from sixteen (contiguous) output modules, each output module o f the sixteen being 
selected with equal probability. The remaining 25% o f  cells select (with equal 
probability) one o f  the other sixteen output modules. Hence 75% o f the load is 
offered to only 50% o f  the available outputs.
It can be seen that the cell loss probability increases dramatically, compared 
with the case o f  uniform loading (i.e., Fig. 6.2 and Fig. 6.4), when S j = ^2  = 4 , or 
when S i  =8 and S 2 =  4. Furthermore, the additional bandwidth available from the 
input stage o f the switch to the intermediate stage in the latter case results in a 
negligible decrease in the cell loss probability. In contrast, the cell loss probability 
increases by a relatively small amount (compared with Fig. 6.5) for the case where 
= 4  and S j  = 8. This further underiines the benefit o f  having a large bandwidth 
at the output side o f  the intermediate stage.
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Fig. 6.7: Lower and upper bounds compared to simulation results
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The performance of the path allocation algorithm in the presence of non- 
uniform loading of the outputs, shall now be considered in more detail, in the case 
of a specific switch. The switch dimensions are chosen to be L\ = ¿2  = m -  32, Sj 
= 4, 52 = 8 and nj = 96. The effect of progressively increasing the asymmetry of 
the load on the switch outputs shall now be investigated.
The output modules are divided into two groups. One group (termed the 
demand group) contains k output modules, with 0 < k < ¿ 2- The probability of a 
cell requesting an output module in the demand group is chosen so that the 
expected number of cells requesting each module in the demand group is r.S2 m, 
where 0 < r < 1. If a cell does not request an output module in the demand group, 
it requests one of the remaining L2 - k output modules, with equal probability.
The cell loss probability is shown in Fig. 6.9 for various values of k and r, in 
the case where the output modules in the demand group are contiguous. The 
probability of cell loss is shown only for cells requesting an output module in the 
demand group. No losses were recorded in the simulations for cells requesting the 
background group.
The probability of loss can be seen to increase significantly as the size of the 
demand group (k) is increased. However, this probability stays below 1 0 '^  if the 
load offered to each output module is below 55% of its input capacity. Since each 
output module has 256 inputs, each can deliver data at the full ATM rate to as 
many as 140 output ports, without excessive cell loss, even in the presence of a 
severe traffic imbalance. Setting «2 = 140 in Fig. 6.1, with the values of the other 
switch parameters as chosen above, results in a 3072 x 4480 switch, with a cell 
loss probability below 10' ^  in the presence of a 100% offered load and an 
asymmetric loading of the outputs. A square (3072 x 3072) switch should have a 
much lower figure for cell loss. The exact figure cannot be obtained, because of 
the extreme computational expense associated with simulating events of such low 
probability.
The cell loss probability depends to some extent on the pattern of traffic 
imbalance present. Fig. 6.10 compares the loss for a switch with a contiguous 
demand group and a switch with a demand group whose output modules are 
interspersed with those carrying background traffic. The variation in cell loss 
probability is most pronounced in the case of the more unbalanced load (k = 16). 
Note that the cell loss probability is higher for the contiguous demand group.
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Fig. 6.9: V ariation o f cell loss w ith traffic im balance, w here contiguous 
output m odules have a high load ( L \ =  m = L i  =32, = 4, S j  -  8, n \  = 96).
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Normalised load on demand group, r
Fig. 6.10: Comparison of performance for contiguous and non-contiguous 
demand groups (Lj = m = L j  =32, = 4,52 = 8, n\ = 96).
6.4 The output modules.
6.4.1 An output-buffered design.
The output modules are more complex than the switch modules in the other 
two stages, because they are required to handle contention from multiple cells for 
the same output port, whereas the operation of the path allocation algorithm 
ensured that no contention occurred in the input and intermediate stages. A switch 
with output buffering offers higher throughput than an input-buffered switch. Also, 
the requirement of cell sequence preservation on a virtual circuit is most easily met 
by use of an output-buffered switch. The design of such a switch, of dimensions 
suitable for use in the output stage, and featuring negligible cell loss, is considered 
below.
The example switch described above requires output modules of dimensions 
256 x 96. The direct implementation of such a switch module, as a memory switch. 
Sunshine switch or knockout switch does not appear feasible, given the current 
state of the art. An alternative is to implement the output module as a two-stage
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switch, where the first and second stages arc called the expansion and terminal 
stages respectively. The terminal stage contains output-buffered switches of 
dimensions M\ x M2- The value of M2  is chosen to be sufficiently small that the 
terminal stage modules may be implemented as memory switches. Choosing M2  = 
24 means that four such switches are required in the terminal stage. The value of 
M 1 must be chosen such that the knockout loss at the input side of the memory 
switch is acceptably low. The cell loss probability due to knockout loss in the 
terminal stage is shown in Fig. 6.11 for various values of under the following 
assumptions:
i. The overall switch has 3072 inputs and outputs
ii. There are 128 (i.e., 3072/24) terminal modules.
iii. Each input port generates a cell in every time slot
iv. Each cell is equally likely to request any terminal module.
v. There is zero loss during path allocation.
In practice, there will be a finite loss during path allocation, so that the 
knockout loss will be less than that shown in Fig. 6.11. However, the results 
shown represent a tight upper bound for the case where the loss during path 
allocation is low. Choosing a value of 64 for M j results in a negligible probability 
of knockout loss, even though there is a 100% load being offered to the terminal 
module. The structure of the output module is now as shown in Fig 6.12 (a).
The expansion stage must route cells to the requested terminal module 
without blocking, if the output module as a whole is to be an output-buffered 
switch. A possible implementation satisfying this requirement is that shown in Fig. 
6.12 (b). The 1 x 2 expanders route cells based on the most significant bit of the 
destination address. Sorter #0 sorts all cells requesting terminal module TMq to 
one end of the list of 256 outputs, and all cells requesting TM\ to the opposite end 
of the list, separated by the inactive cells. Hence cells requesting a given terminal 
module are concentrated at the sorter outputs which are connected to the 
appropriate terminal module. No blocking occurs, since contention cannot occur in 
a sorting network.
The switch design is now complete, apart from the dimensioning of the 
terminal module output buffers. The switch has 3072 inputs and outputs, and 
contains 32 96 x 128 switches in the input stage, 32 128 x 256 switches in the 
intermediate stage, 128 64 x 24 switches in the output stage, as well as 64 256 x 
256 sorters (in the expansion stage) and all the circuitry required by the path 
allocation algorithm. The amount of hardware required may seem excessive, but is 
justified by the switch performance.
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Value of Ml 
Fig. 6.11: Knockout loss probabilities
The knockout loss is below 2' ^  (from Fig. 6.11) and the path allocation loss 
is below 5 x 10' 11 (from Fig. 6.9). The actual value of the probability of cell loss 
during path allocation is probably far less, since the peak load which can be placed 
on a 256 x 96 output module without saturating its outputs is 96/256 = 37.5%, 
whereas the simulation results shown in Fig. 6.9 merely indicate that the loss 
probability is below 5 x 10" ^  1 if the switch has a load of 56% or less. Combining 
these two figures, and assuming that losses due to non-allocation of paths and to 
knockout effects are independent, shows that the probability of a cell being lost 
before arrival in the output buffer is below about 5 x 1 0 '^ . It may readily be 
shown that a knockout switch with the same performance would need to be able to 
route 12 cells simultaneously to each output (thereby achieving a knockout loss 
probability of 2.1 x 10‘11).
This upper bound on loss in the switch is valid even in the presence of 100% 
loads on input modules and output modules, or in the presence of a load 
imbalance. Hence, the call admission control process, when deciding whether a call 
may be placed through the switch, need only consider the loads on the relevant 
inputs and outputs of the switch, and need not consider its internal characteristics, 
greatly reducing the complexity of the algorithm required.
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96 outputs
(a) Basic structure.
64 outputs to TMo 
128 unused outputs
64 outputs to TM1
64 outputs to TM 2 
128 unused outputs
64 outputs to TM 3
(b) Expansion stage implementation.
Fig. 6.12: Two-stage output module design.
6.4.2 Dimensioning of output buffers.
The only buffers in the switch are contained at the outputs of the terminal 
modules. Hence, correlations in the pattern of aniving traffic in consecutive time­
slots, due to the presence of bursty sources, do not significantly affect the cell loss
#1
256 i/p 
sorter
#0
256 i/p 
sorter
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probability due to loss o f  contention during path allocation, or due to knockout 
effects. Accordingly, the arriving traffic at each input port o f  the switch has been 
assumed to be non-bursty (i.e., Bernoulli) heretofore. However, the burstiness of  
traffic must be explicitly accounted for in dimensioning the output buffers. The 
m odel o f  burstiness used is that described by Descloux [12], which was discussed 
in Chapter Three.
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Fig. 6.13: Influence of source traffic burstiness on switch performance.
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The cell loss probability was determined for various buffer lengths, using the 
numerical method of Descloux. A 90% load of the output was assumed. 
Descloux's method assumes that new bursts arrive in accordance with a Poisson 
process of appropriate rate. A more realistic model might feature a Markov- 
modulated arrival process, where the number of active bursts is constrained to lie 
in the range from zero up to the number of switch inputs N. The value of /V in the 
switch considered here is lar^ ge (3072), so that the Poisson assumption is quite 
realistic.
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Fig. 6.14: Variation in cell loss probability with burstiness for two buffer
sizes.
The results obtained are shown in Figs. 6.13 and 6.14, as a function of B, the 
mean burstiness of each source. The mean queue size increases at a rate close to 
linearity as B increases. This linearity was predicted in section 3.4.2, for the case 
of a switch with an infinite buffer capacity. It can be seen that the probability of 
cell loss is very high, even for traffic of moderate burstiness. Hence, the call 
admission control process should ensure that bursty sources are not admitted. A 
buffer size of 256 should suffice to keep the cell loss probability below lO'1^
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provided the mean burstiness o f  each source is below 2.0. Hence, each terminal 
module requires 256 x 24 x 53 x 8 =  2 .544  M b o f memory. This figure could be 
reduced substantially if  a shared-buffer architecture was used.
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7. CONCLUSIONS.
• a survey of ATM switching techniques and their performance;
• a study of the topology of binary self-routing networks;
• the design of a new ATM switch, suitable for the implementation of large 
switches.
A survey has been undertaken of existing proposals for ATM switch 
architectures. Three basic types of ATM switch have been compared:
• internally blocking switches of the banyan type;
• non-blocking switches with input buffering;
• output-buffered switches.
Banyan switches provide only a single path from source to destination, which 
is shared with other source and destination pairs. Hence, they are highly blocking 
networks. Banyan networks feature low throughput whether constructed using 
buffered or unbuffered switch elements, and whether or not flow control (in the 
form of a back pressure mechanism) is used.
Since the throughput is low, the interstage links of a banyan must have a 
bandwidth higher than that required for transmission of a single ATM cell. This 
can be achieved using parallelism, dilation (i.e., channel grouping) or link speedup. 
None of these options is attractive, since they require either very high speed 
integrated circuits, or complex interconnections of integrated circuits.
A number of switches based on the banyan network, but featuring multiple 
paths between source and destination, so as to increase throughput, have been 
proposed. The throughput increases only slowly with the complexity of the switch 
in many cases, and many of the switch designs require call-level routing to be used. 
Two switches which appear to be promising for ATM applications are the 
rerouting banyan and Kim's banyan-distributor switch. These offer throughputs 
close to unity, when uniformly loaded. However, neither switch is internally non- 
blocking, so that successful delivery of a cell through the switch can never be 
guaranteed.
Input-buffered internally non-blocking switches are typically implemented 
using Batcher-banyan techniques. The throughput of such switches, while greater 
than for a banyan network, is low, because of head-of-line blocking, being 
theoretically equal to 58.6% in the case of a large switch with a uniform load. 
However, the effect of head-of-line blocking can be reduced in a number of ways.
The research undertaken may be classified under the following headings:
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The FCFS queuing discipline at input buffers can be relaxed, to allow multiple 
arbitrations to be performed in each time slot Cwindowing1). The number of cells 
which can be transferred to each output port from each input port can be 
increased, so that some of the buffering requirement is moved to the output side of 
the switch. Additionally, if the switch provides expansion (i.e., a greater number of 
outputs than inputs) head-of-line blocking is reduced, and therefore throughput 
increases.
Batcher-banyan switches provide unfair access to the output ports unless 
carefully designed. The problem arises because of the rigid top-down precedence 
of the sorted output, if the sort elements route identical data straight through from 
the inputs to the corresponding outputs. This unfairness results in preferential 
access for cells from one end of the list of inputs to the requested output ports, in 
the event of output contention, when sorting is based only cm the requested 
destination. A number of methods are available to alleviate this problem of unfair 
access. All lead either to an increase in switch complexity, or require a speedup of 
the Batcher network.
The internally nonblocking property of the Batcher-banyan switch makes it 
ideally suited to applications where cells have been scheduled to avoid output 
contention. However, the modifications required to ensure fair access and high 
throughput when cell arrivals are unscheduled, together with the 0 (N log2 N) 
complexity of an W-input Batcher network make the Batcher-banyan technique 
unattractive for large switches.
A wide range of output-buffered switches have been proposed. Most feature a 
complexity of 0(N2) for an W-input switch. If a shared medium is used, the 
required bit-rate increases with 0(N). Hence, large output-buffered switches are 
impractical. Shared-medium switches such as memory switches are the solution of 
choice where a small ATM switch is required. They offer high performance (many 
having zero probability of cell loss prior to arrival at the output buffer), high 
throughput and low delay, and, importantly, their performance can be evaluated 
with comparative ease. This simplifies the task of network planning, and also 
simplifies the operation of the call admission control process, since the switch can 
be represented, to a close approximation, as being ideal.
The time scale over which routes are allocated has been considered. The two 
types of routing considered were cell-level and call-level routing. It seems 
reasonable to expect that the link utilisations obtainable when using call-level 
routing will be lower than those obtainable in the cell-level case. ATM is a 
connection-oriented protocol, and therefore routing between ATM switches must 
be performed at the call level. However, within a switch, cell-level routing is to be
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preferred, whenever it is feasible, because of the anticipated greater efficiency of 
bandwidth utilisation, and because the overhead associated with call-level routing 
within the switch is eliminated This has been a key consideration in designing the 
switch described by this research.
Binary self-routing networks are widely used as components of ATM 
switches. Accordingly, the properties of binary self-routing networks have been 
investigated Attention has been focused on networks whose interconnections can 
be represented by binary permutations, since the majority of binary self-routing 
networks of interest in ATM fall within this class. A notation has been proposed to 
describe these binary link permutations which leads to a very economical and 
unambiguous description of a given network. This method of description may be 
applied to specify any network within the class of interest, and is a useful tool for 
the automatic layout of interconnections when designing such networks at the 
integrated circuit and board levels.
The unified description of these networks facilitates a comparison of their 
respective properties. The issue of equivalence in binary self-routing networks has 
been considered in some detail. A formal mathematical method for determining the 
nature of the equivalence between two binary self-routing networks has been 
developed, which is quite general in its application. The only restriction on the two 
networks is that they must belong to the class described above. This method has 
obvious practical applications since it can be used to develop a formal procedure 
for constructing an arbitrary binary self-routing network (of the above class) from 
integrated circuits of a single type (such as 8 x 8 baseline network chips).
The above method can also be applied to quickly obtain the correct routing 
strategy for a given self-routing network, based on the nature of its equivalence to 
a baseline network. The correct routing strategy is that which forwards the cell to 
the output port requested in its routing tag. Switching must be based on the correct 
sequence of routing tag bits if this is to occur. This method has been used to 
formally verify the routing strategy for the rerouting banyan. It also allows the 
necessary and sufficient condition on the traffic submitted to the network for 
Mocking to be avoided to be readily obtained
This non-blocking condition has been used to prove that a concentrated 
monotonic list of data (sorted by destination address) can be routed without 
contention to the requested destinations by an omega network, or a network exactly 
equivalent to it. Proofs of the sufficiency of this condition have been published 
before, but the proof shown here is the first to relate this sufficient condition to the 
necessary and sufficient condition. It was similarly proven that an indirect binary 
n-cube may act as a non-blocking concentrator.
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It is apparent from the properties of the ATM switching techniques described 
above that no single design of ATM switch is suitable when a large switch is 
required. Hence, a large switch must be designed in a modular fashion, with 
modules of a size suitable for implementation using the above techniques. A 
modular switch also has the advantage that switch growth may be more easily 
accomplished.
The modular switch may feature single-path or multiple-path routing. A two- 
stage switch provides only a single path between any pair of input and output 
modules, although the path capacity can be augmented through the use of channel 
grouping. Selection of paths is obviously trivial in this case, but the switch may 
offer poor performance in the presence of a non-uniform loading of the outputs, 
unless the bandwidth of paths is engineered conservatively.
A three-stage switch shares the bandwidth of the intermediate stage among all 
the switch inputs. Hence, it may result in superior performance in the presence of a 
non-uniform loading of the switch outputs, since there will be a negative 
correlation between the requests for access to intermediate stage modules from 
cells requesting different output modules. However, routing is more complex than 
in the case of a two-stage switch, since there is a choice of paths available through 
the intermediate stage.
The design of a three-stage ATM switch was undertakea Attention was 
focused on cell-level path allocation. The frequency with which the routing is 
updated in this case should result in more efficient use of bandwidth than when a 
call-level algorithm is used. It was shown that speedup is required on the input and 
output links of the intermediate stage modules to satisfy the non-blocking condition 
for a three-stage ATM switch when a call-level path allocation algorithm is used, 
but that such a speedup is not required for cell-level path allocatioa
The key to the successful design of a three-stage ATM switch featuring cell- 
level path allocation is obviously the choice of path allocation algorithm, and of 
hardware to implement it. A number of existing proposals for cell-level path 
allocation have been reviewed. The speed of operation required of the 
corresponding hardware increases linearly with the number of switch inputs. This 
limits the achievable switch size. Accordingly, an algorithm has been developed for 
path allocation whose required speed of operation increases less rapidly with 
switch size.
The new algorithm for cell-level path allocation was compared to the cell 
scheduling algorithm of the growable packet switch. Its advantages over the latter 
algorithm include the following.
• The execution time of the cell scheduling algorithm is O(A0 for an N-input
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switch with m < N modules in each stage, compared to 0(m [ log(A7m)"l) for the 
new algorithm.
• The cell scheduling algorithm cannot easily be applied to a switch with 
intermediate channel groups, whereas the new algorithm is intended for such 
applications.
• Similarly, the cell scheduling algorithm cannot readily be applied when a 
switch has non-square intermediate stage modules, unlike the new algorithm.
• The cell scheduling algorithm is unfair in that, when the inputs and 
outputs of the switch are uniformly loaded, the cell loss probability varies between 
pairs of input and output modules. The cell loss probability is uniform for the 
algorithm proposed here.
The new algorithm has the disadvantage over the cell scheduling algorithm 
that more hardware is required. However, since the required operating speed will 
be less than for the cell scheduling algorithm in most cases, costs may be reduced 
through the use of slower and cheaper integrated circuits.
The viability of the algorithm has been demonstrated by means of a detailed 
study of the hardware required, at the functional and logic levels. A large array of 
processors is required. Two bit-serial implementations of the processor have been 
presented, to demonstrate its simplicity, and to assess the execution time for one 
iteration of the algorithm.
Two additional functions must be carried out by the hardware, namely the 
counting of requests for each output module, which is necessary to initialise the 
algorithm, and routing tag assignment, which involves forwarding the results of the 
path allocation process to the relevant cells. Two methods have been presented for 
the implementation of each function, a slow method using simple hardware, and a 
faster method, using more complex hardware. Hence, circuit complexity can be 
traded off against circuit speed, larger switches requiring the more complex 
hardware, so as to reduce the clock speed requirements.
Extensive use has been made of banyan networks in implementing these 
functions, and the conditions under which such networks are non-blocking have 
been exploited to the full, to ensure that delays due to internal contention are 
avoided. A large sorter is required by the algorithm to merge the data cells arriving 
to each input module with a set of control packets. The number of inputs required 
of this sorter may limit the achievable switch size. Hence, modifications to the 
above hardware have been presented which allow the merge function to be 
eliminated.
The new path allocation algorithm may be applied either to a switch
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containing only output buffering, or to a switch with a combination o f  input and 
output buffering. The former choice requires less hardware. Accordingly, the 
performance o f  the switch has been evaluated, by means o f  computer simulation, 
for an output-buffered switch.
The follow ing conclusions may be drawn from the simulation results.
•  The best performance is achieved, in the case o f  uniformly loaded output 
modules, when the intermediate stage modules are expansion modules. There are 
then more links from a given intermediate module to each output module than there 
are from each input module to the intermediate module. This result is intuitively 
reasonable, since a cell may be routed via any intermediate stage module, but must 
be sent to the requested output module.
•  The cell loss probability increases when the output modules are non- 
uniformly loaded. However, the increase is more pronounced when square 
intermediate stage modules are employed
The scheduling o f  traffic to the input and intermediate modules o f  the switch 
means that these can be o f  simple design, provided that they are non-blocking. 
Batcher-banyan switches are suitable for this application. However, output- 
buffered switches must be used in the output stage, to ensure good throughput, and 
the preservation o f  cell sequence.
The use o f  two different types o f switch module causes difficulties when 
selecting the size o f  switch module to be used. The path allocation algorithm is 
easier to implement, for a given switch size, i f  larger switch modules are u sed  
However, the maximum size o f  output-buffered switch which may be economically 
constructed will be much smaller than in the case o f a Batcher-banyan switch, 
because o f  its greater complexity.
This difficulty is circumvented by implementing the output modules as two- 
stage switches. The first stage is a non-blocking distributor, which routes cells to 
the appropriate output-buffered switch in the second stage. The distributor is 
implemented using Batcher sort networks.
The resulting switch can have many thousands o f  inputs and outputs, and 
contains buffers only at the output ports. The probability o f  cell loss prior to 
arrival in the output buffer can be reduced to a negligible level by appropriately 
dimensioning the intermediate stage o f the switch, and the two-stage output 
modules.
The major source o f  loss in the switch is buffer overflow in the output 
buffers. This can be a significant source o f loss, when bursty traffic is present, 
even with a large buffer capacity. This problem is intrinsic to the operation of
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ATM, and will be shared by any output-buffered switch. Excessive cell loss will 
be prevented by appropriate call admission control and flow enforcement 
procedures.
Chapter Seven: Conclusions
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APPENDIX A
Discrete-Time Queuing Models. 
A.1 Introduction.
Some selected results from discrete-time queuing theory are presented below. 
Derivations of these results may be found in [1,2] except where otherwise stated.
A.2 Notation and assumptions.
Each unit of time (time-slot) is divided into two phases, an arrival phase 
(when arrivals can occur) and a departure phase (when departures can occur).
A cell, arriving at the start of a time-slot (i.e. during the arrival phase) to an 
empty system may obtain service in the same time-slot (i.e. during the departure 
phase which immediately follows). The service discipline is First-Come-First- 
Served. The service time is the duration for which a cell waits in the head-of-line 
(HOL) position, i.e., at the head of the queue. The service time is considered to be 
unity if a cell enters and departs the system within a single time-slot Service times 
are independently but identically distributed.
The sojourn time is the total amount of time spent by a cell in the system. The 
queuing time is the time spent in the system prior to reaching the HOL position,
i.e., it equals the sojourn time less the service time.
The following notation is used, and applies to a system operating in a steady 
state.
p: system utilisation.
Nq : the queue size following a departure.
W $ : the sojourn time for a cell.
Wq : the queuing time for a cell.
G: the service time for a cell.
A f  the number of cells arriving in one time slot 
Nq (z): moment generating function for the queue size immediately 
following a departure.
N d : mean queue size after departures.
W^(z)\ moment generating function for the sojourn time.
W q (z ): moment generating function for the queuing time.
Ws : mean sojourn time.
WQ: mean queuing time.
G(z): moment generating function for the service time.
G : mean service time.
1
A.3 The Geo/Geo/1 queue.
Suppose the arrival process features geometrically distributed inter-arrival 
times with parameter k, and geometrically distributed service times with parameter 
Then
* . « ---------^ —^(1-X ,)-X 2( l - J l ) ’ 
provided that
p = — < 1.
The probability Pj that the queue size (after a departure) is j  is given by
i
, j>  o.Pj  =
The mean queue size is
H (l-X ) (l-X)U
(P-X)
The queuing time distribution may be found using
c( )_  (1 -X )-(1 -H )r 
and the mean queuing time is
Ws) — •0 H O i-X )
A.4 The Geo/G/1 queue.
If the service time has an arbitrary distribution with moment generating 
function G(z) and mean G then the resulting Geo/G/1 queue has a moment 
generating function for the stationary distribution of the number of cells after 
departures given by
AJ„M =  ( l - X G )  --------- 0 ( 1 - » . + » * )D G ( l - l  + X z)-z  1 -k  + kz
This process can be shown to have a mean of
¡y X W M ? )  g  
D 2(1- W )
2
It can be shown that the formulae for Geo/G/1 reduce to the formulae for
117G eo/Geo/1 in the special case o f  geometric service, when G ( z ) = - — - f - — — .
1 —(1 —H)r
The queuing time is
■ fe w -Q l - X + W ( z ) - z  
Hence the mean queuing time m ay be obtained as
-  X ( E \G 2) - G )
Q 2(1 - X G )
The following relationships exist between the queuing time, sojourn time and 
queue size in the Geo/G/1 queue:
WS  = W Q + G;
It fo llow s that
**w 
n d = IA *i=i
Ws (z) = We (z)G(z) ,  
N d (z) =
_  t^ O -X  + Xz)
and that
1 — X + Xz
N d = A ( W s -  1).
A.5 Other queuing models.
The Geo/G/1 model may be extended to consider batch arrivals, i.e. the 
GeoOM/G/ 1  queue. It is assumed that cells arriving in the same batch are served in 
random order. Kruskal, Snir and W eiss [3] have shown that the queuing time in a 
G eo(A )/G /l queue has moment generating function
W ( z ) = l - ? U  ' ~ Z Q A l - G ( z )  A(G(z)) — z
and mean
rrr G(E[A2-A])  + A 2(E[G2- G 1)
0 2 A ( l - p )
Oie et al. [4] have obtained Np(z)  for a G e o ^ )/D /L  queue to be o f  the form
3
where pk = Prob[W/j=Jfc] and ay = Prob[y arrivals] and hence have found, for 
a Poisson batch distribution, A(z) = e_xo_*), that
-  \ 2 - L ( L - l ) . M  1° ~ — — ^Jmi'
0  M z ) - z l
2(L-X)
where zj is a root of the equation A(z) = A
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Glossary of acronyms used in the text
AG: Address Generator.
ATD: Asynchronous Time Division.
ATM: Asynchronous Transfer Mode.
BISDN: Broadband ISDN.
BR: Bit Reversal.
CCITT: International Telegraph and Telephone 
Consultative Committee.
CLP: Cell Loss Priority.
CMOS: Complementary Metal-Oxide-Silicon.
FIFO: First-In-First-Out.
GFC: Generic Flow Control.
GPDN: Generalised Parallel Delta Network.
HEC: Header Error Control.
HOL: Head-Of-Line.
IM: Input Module.
IPS: Inverse Perfect Shuffle.
ISDN: Integrated Services Digital Network.
ISM: Intermediate Stage Module.
LP: Link Permutation.
NTD: Null Token Detector.
OM: Output Module.
PS: Perfect Shuffle.
PT: Payload Type.
RACE: Research in Advanced Communications 
Europe.
RAR: Read Address Register.
RPG: Routing Packet Generator.
SDH: Synchronous Digital Hierarchy.
ST: Straight-Through.
STM*~ Synchronous Transfer Mode.
TA: Token Address.
TC: Token Count.
VCI: Virtual Channel Identifier.
VPI: Virtual Path Identifier.
